

ವಿಶ್ವೇಶ್ವರಯ್ಯ ತಾಂತ್ರಿಕ ವಿಶ್ವವಿದ್ಯಾಲಯ

ವಿಟಿಯು ಅಧಿನಿಯಮ ೧೯೯೪-ರ ಅಡಿಯಲ್ಲಿ ಕರ್ನಾಟಕ ಸರ್ಕಾರದಿಂದ ಸ್ಥಾಪಿತವಾದ ರಾಜ್ಯ ವಿಶ್ವವಿದ್ಯಾಲಯ "ಜ್ಲಾನ ಸಂಗಮ", ಬೆಳಗಾವಿ–೫೯೦೦೧೮, ಕರ್ನಾಟಕ, ಭಾರತ

Visvesvaraya Technological University

(State University of Government of Karnataka Established as per the VTU Act, 1994) "Jnana Sangama" Belagavi-590018, Karnataka, India Phone: (0831) 2498100, Fax: (0831) 2405467, Website: vtu.ac.in

Dr. A. S. Deshpande B.E., M.Tech., Ph.D. Registrar Phone: (0831) 2498100 Fax: (0831) 2405467

3 DEC 2021

Date:

Ref: VTU/BGM/BOS/A9/2021-22 / 3991

CIRCULAR

Subject: 1st and 2nd -semester scheme(2021) of Teaching and Examinations

regarding...

Reference: Hon'ble Vice-Chancellor's approval dated: 03.12.2021

The courses, 21IDT19- Innovation and Design Thinking (offered in 1st semester both for chemistry and physics groups) and 21SFH29- Scientific Foundations of Health (offered in 2nd semester both for chemistry and physics group) are compulsory courses for the students admitting to 1st year B.E./B.Tech. programs.

A slight modification is made in the scheme of teaching and examinations to offer both the courses in 1st as well as 2ndsemester for 50:50 strength of intake. The scheme is attached with this circular for reference and needful. Also, 3-8 semesters scheme template has been attached for stakeholder's information.

All the principals of Engineering Colleges are hereby informed to bring the content of this circular to the notice of the concerned. Please note: corrected scheme of programs is made available @ https://vtu.ac.in/en/b-e-scheme-syllabus/#menu05

Sd/-

Registrar

REGISTRAR

Encl: As mentioned above.

To,

• All the Principals of the Engineering Colleges under the ambit of VTU Belagavi. Copy to:

- 1. The Hon'ble Vice-Chancellor through the secretary to VC for information
- 2. The Registrar(Evaluation) for information and needful
- 3. The Registrar's Office, VTU, Belagavi, for information.
- 4. The Special Officer, Academic Section, VTU Belagavi, for information.
- 5. The Director ITI SMU CNC for information and to upload the circular on the VTU web portal

	Visvesvaraya Technological University, Belagavi Scheme of Teaching and Examinations 2021												
	Outcome-Based Education(OBE) and Choice Based Credit System (CBCS)												
I So	(Effective from the academic year 2021 – 22)												
1 30		r nysics di oupj				Teac Hours	hing /Week			Examination	on	gi anisj	
SI. Cou No Cou		rrse and rse Code	Course Title	Teaching Department (TD)and Paper Setting Board(PSB)	Theory Lecture	H Tutorial	Practical/ Drawing	o Self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
1	BSC	21MAT11	Calculus & Differential Equations	TD and PSB: Mathematics	2	2			03	50	50	100	3
2	BSC	21PHY12	Engineering Physics	TD and PSB: Physics	2	2			03	50	50	100	3
3	ESC	21ELE13	Basic Electrical Engineering	TD and PSB: E and E Engineering	2	2			03	50	50	100	3
4	ESC	21CIV14	Elements of Civil Engineering and Mechanics	TD and PSB: Civil Engineering	3				03	50	50	100	3
5	ESC	21EVN 15	Engineering Visualization	TD: ME, Auto, IP, IEM, Mfg. Engineering PSB: Mechanical Engg	2		2		03	50	50	100	3
6	BSC	21PHYL16	Engineering Physics Laboratory	TD and PSB: Physics			2		03	50	50	100	1
7	ESC	21ELEL17	Basic Electrical Engineering Laboratory	TD and PSB: E and E Engineering			2		03	50	50	100	1
8	HSMC	21EGH18	Communicative English	TD and PSB: Humanities	1	1	1		02	50	50	100	2
		21IDT19/29	Innovation and Design Thinking										
9	AEC		OR	Any Engineering Department	1				01	50	50	100	1
		21SFH19/29	Scientific Foundations of Health										
	TOTAL 13 07 07 24 450 900 20												
Note	: BSC: Bas	ic Science Course, I	ESC: Engineering Science Course, HSMC:	Humanity and Social Science &	Manager	nent Co	urses, Al	E C –Abi	ility Enhai	ncement (Courses.		

L-Lecture, T - Tutorial, P-Practical/Drawing, S - Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination									
Credit definition:	(a) Four-credit courses are to be designed for 50 hours of Teaching-Learning process.								
1hour Lecture (L) per week = 1 Credit	(b) Three credit courses are to be designed for 40 hours of Teaching-Learning process.								
2 hours Tutorial (T) per week = 1 Credit	(c) Two credit courses are to be designed for 25 hours of Teaching-Learning process.								
2 hours Practical /Drawing (P) per week = 1 Credit	(d) One-credit courses are to be designed for 15 hours of Teaching-Learning process.								

AICTE Activity Points to be earned by students admitted to BE/B.Tech., /B.Plan day college programme (For more details refer to Chapter 6,AICTE Activity Point Programme, Model Internship Guidelines):

Over and above the academic grades, every Day College regular student admitted to the 4 years Degree programme and every student entering 4 years Degree programme through lateral entry, shall earn 100 and 75 Activity Points respectively for the award of degree through AICTE ActivityPoint Programme. Students transferred from other Universities to the fifth semester are required to earn 50 Activity Points from the year of entry to VTU. The Activity Points earned shall be reflected on the student's eighth semester Grade Card.

The activities can be spread over the years, anytime during the semester weekends and holidays, as per the liking and convenience of the student from the year of entry to the programme. However, the minimum hours' requirement should be fulfilled. Activity Points (non-credit) do not affect SGPA/CGPA and shall not be considered for vertical progression.

In case students fail to earn the prescribed activity Points, an Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of the degree only after the release of the Eighth semester Grade Card.

Summer Internship - I (21INT36): All the students admitted to engineering programmes shall have to undergo a mandatory summer internship of **03 weeks** during the intervening vacation of II and III semesters. Summer Internship shall include Inter / Intra Institutional activities. A University Viva-voce examination (Presentation followed by question-answer session) shall be conducted during III semester and the prescribed credit shall be included in III semester. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

JBoS 26.08.2021/ EC 14.09.2021

	Visvesvaraya Technological University, Belagavi												
	Scheme of Teaching and Examinations 2021 Outcome-Based Education(OBE) and Choice Based Credit System (CBCS)												
	(Effective from the academic vear $2021 - 22$)												
II Se	II Semester (For students who attended I semester under Physics Group) [Common to all B.E./B.Tech Programs]												
				(01 ² 8 ()	Teaching Hours /Week				Examination				
Sl. No	Cour Code	rse and Course	Course Title	Teaching Department(Paper Settir Board (PSB	Theory Lecture	Tutorial	Practical/ Drawing	Self-Study	Duration in hours	CIE Marks	SEE Marks	Fotal Marks	Credits
				_	L	Т	Р	S	_			F	l
1	BSC	21MAT21	Advanced Calculus and Numerical Methods	TD and PSB: Mathematics	2	2			03	50	50	100	3
2	BSC	21CHE22	Engineering Chemistry	TD and PSB: Chemistry	2	2			03	50	50	100	3
3	ESC	21PSP23	Problem-Solving through Programming 2		2	2			03	50	50	100	3
4	ESC	21ELN24	Basic Electronics & Communication Engineering	TD: ECE/E and I/ TCPSB: ECE	2	2			03	50	50	100	3
5	ESC	21EME25	Elements of Mechanical Engineering	TD: ME, Auto, IP,IEM, Mfg . Engineering PSB: Mechanical Engg	2		2		03	50	50	100	3
6	BSC	21CHEL26	Engineering Chemistry Laboratory	TD and PSB: Chemistry			2		03	50	50	100	1
7	ESC	21CPL27	Computer Programming Laboratory	TD and PSB: Computer Science and Engineering			2		03	50	50	100	1
8	HSMC	21EGH28	Professional Writing Skills in English	TD and PSB: Humanities	1	1	1		02	50	50	100	2
		21SFH19/29	Scientific Foundations of Health										
9	AEC		OR	Any Department	1				01	50	50	100	1
		21IDT19/29	Innovation and Design Thinking										
		<u> </u>		TOTAL	13	09	07	<u> </u>	24	450	450	900	20
Note:	BSC: Basic	: Science Course, ES(: Engineering Science Course, HSMC : Hum	anity and Social Science & Managem	ent Cours	es, AE(-Ability	Enhance	ement Cou	rses.			
L-Leo	cture , T – T	utorial, P- Practical,	/ Drawing, S - Self Study Component, CIE : C	ontinuous Internal Evaluation, SEE :	Semester	End Ex	aminatio	n					

Credit definition:	(a) Four credit courses are to be designed for 50 hours of Teaching – Learningprocess.
1hour Lecture (L) per week = 1 Credit	(b) Three credit courses are to be designed for 40 hours of Teaching – Learningprocess.
2 hours Tutorial (T) per week = 1 Credit	(c) Two credit courses are to be designed for 25 hours of Teaching – Learning process.
2 hours Practical /Drawing (P) per week = 1 Credit	(d) One credit courses are to be designed for 15 hours of Teaching – Learning process.

AICTE Activity Points to be earned by students admitted to BE/B.Tech.,/B.Plan day college programme (For more details refer to Chapter 6,AICTE Activity Point Programme, Model Internship Guidelines):

Over and above the academic grades, every Day College regular student admitted to the 4 years Degree programme and every student entering 4 years Degree programme through lateral entry, shall earn 100 and 75 Activity Points respectively for the award of degree through AICTE ActivityPoint Programme. Students transferred from other Universities to the fifth semester are required to earn 50 Activity Points from the year of entry toVTU. The Activity Points earned shall be reflected on the student's eighth semester Grade Card.

The activities can be can be spread over the years, anytime during the semester weekends and holidays, as per the liking and convenience of the student from the year of entry to the programme. However, the minimum hours' requirement should be fulfilled. Activity Points (non-credit) do not affect SGPA/CGPA and shall not be considered for vertical progression.

In case students fail to earn the prescribed activity Points, an Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of the degree only after the release of the Eighth semester Grade Card.

Summer Internship - I (21INT36): All the students admitted to engineering programmes shall have to undergo a mandatory summer internship of 03 weeks during the intervening vacation of II and III semesters. Summer Internship shall include Inter / Intra Institutional activities. A University Viva-voce examination (Presentation followed by question-answer session) shall be conducted during III semester and the prescribed credit shall be included in III semester. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

	Visvesvaraya Technological University, Belagavi												
	Scheme of Teaching and Examinations 2021 Outcome-Based Education(OBE) and Choice Based Credit System (CBCS)												
	(Effective from the academic year 2021 – 22)												
I Se	Semester (Chemistry Group) [Common to all B.E./B.Tech. Programmes]												
						Teac Hours	/Week		1	Examinati	on		
SI. No	Cou Cou	rse and rse Code	Course Title	Teaching Department (TD)and Paper Setting Board(PSB)	Theory Lecture	+ Tutorial	Practical/ Drawing	self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
1	BSC	21MAT11	Calculus & Differential Equations	TD and PSB: Mathematics	2	2			03	50	50	100	3
2	BSC	21CHE12	Engineering Chemistry	TD and PSB: Chemistry	2	2			03	50	50	100	3
3	ESC	21PSP13	Problem-Solving through Programming	TD and PSB: Computer Science and Engineering	2	2			03	50	50	100	3
4	ESC	21ELN14	Basic Electronics & Communication Engineering	TD: ECE/E and I/ TCPSB: ECE	2	2			03	50	50	100	3
5	ESC	21EME15	Elements of Mechanical Engineering	TD: ME, Auto, IP,IEM, Mfg Engineering PSB: Mechanical Engg	2		2		03	50	50	100	3
6	BSC	21CHEL16	Engineering Chemistry Laboratory	TD and PSB: Chemistry			2		03	50	50	100	1
7	ESC	21CPL17	Computer Programming Laboratory	TD and PSB: Computer Science and Engineering			2		03	50	50	100	1
8	HSMC	21EGH18	Communicative English	TD and PSB: Humanities	1	1	1		02	50	50	100	2
		21IDT19/29	Innovation and Design Thinking										
9	AEC		OR	Any Engineering Department	1				01	50	50	100	1
		21SFH19/29	Scientific Foundations of Health										
	TOTAL 13 09 07 24 450 450 900 20												
Noto	DCC. Dec	ia Saionaa Course I	ESC. Engineering Science Course HEMC	Uumanity and Social Science 9	Managar	nont Ca	urcoc Al	FC 11-	lity Enha	ncomont	Cources		
Note	DOC: Das	ic science course, I	ESC: Engineering Science Course, HSMC	Trumanity and Social Science &	manager	nent Co	uises, Al	CC -AD	шту сппа	ncement	Jourses.		

L – Lecture, T – Tutorial, P- Practical/ Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination									
Credit definition:	(a) Four-credit courses are to be designed for 50 hours of Teaching-Learning process.								
1hour Lecture (L) per week = 1 Credit	(b) Three credit courses are to be designed for 40 hours of Teaching-Learning process.								
2 hours Tutorial (T) per week = 1 Credit	(c) Two credit courses are to be designed for 25 hours of Teaching-Learning process.								
2 hours Practical /Drawing (P) per week = 1 Credit	(d) One-credit courses are to be designed for 15 hours of Teaching-Learning process.								

AICTE Activity Points to be earned by students admitted to BE/B.Tech., /B.Plan day college programme (For more details refer to Chapter 6,AICTE Activity Point Programme, Model Internship Guidelines):

Over and above the academic grades, every Day College regular student admitted to the 4 years Degree programme and every student entering 4 years Degree programme through lateral entry, shall earn 100 and 75 Activity Points respectively for the award of degree through AICTE ActivityPoint Programme. Students transferred from other Universities to the fifth semester are required to earn 50 Activity Points from the year of entry to VTU. The Activity Points earned shall be reflected on the student's eighth semester Grade Card.

The activities can be spread over the years, anytime during the semester weekends and holidays, as per the liking and convenience of the student from the year of entry to the programme. However, the minimum hours' requirement should be fulfilled. Activity Points (non-credit) do not affect SGPA/CGPA and shall not be considered for vertical progression.

In case students fail to earn the prescribed activity Points, an Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of the degree only after the release of the Eighth semester Grade Card.

Summer Internship - I (21INT36): All the students admitted to engineering programmes shall have to undergo a mandatory summer internship of **03 weeks** during the intervening vacation of II and III semesters. Summer Internship shall include Inter / Intra Institutional activities. A University Viva-voce examination (Presentation followed by question-answer session) shall be conducted during III semester and the prescribed credit shall be included in III semester. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

JBoS 26.08.2021/ EC 14.09.2021

	Visvesvaraya Technological University, Belagavi												
	Scheme of Teaching and Examinations 2021												
	Culcome-Based Education(OBE) and Choice Based Credit System (CBCS)(Effective from the academic year 2021 – 22)												
II Se	II Semester (For students who attended 1 st semester under Chemistry Group) [Common to all B.E./B.Tech Programs]												
						Теа	ching		E	, xaminatio	<u> </u>		
				(TT SB)		Hours	/Week	v			-		~
SI.	Cour	rse and Course	Course Title	d (P)	ory ure	rial	ical, ving	Stud	nin S	ırks	ırks	arks	edit:
NO	Code			Tea aper Soar	The Lect	Tutc	ract Drav	elf-	ratic	E Ma	EMa	al M	Cr
				Del Del	L	T	<u>е</u> . — Р	S S	Du	CII	SE	Tot	
	DSC	21 M AT21	Advanced Calculus and	TD and DCD. Mathematica		-		5					
1	DSC	21MA121	Numerical Methods	I D and PSB: Mathematics	2	2			03	50	50	100	3
2	BSC	21PHY22	Engineering Physics	TD and PSB: Physics	2	2			03	50	50	100	3
3	ESC	21ELE23	Basic Electrical Engineering	TD and PSB: E and E Engineering	2	2			03	50	50	100	3
4	ESC	21CIV24	Elements of Civil Engineering and Mechanics	TD and PSB: Civil Engineering	3				03	50	50	100	3
5	ESC	21EVN 25	Engineering Visualization	TD: ME, Auto, IP,IEM, Mfg. Engineering PSB: Mechanical Engg	2		2		03	50	50	100	3
6	BSC	21PHYL26	Engineering Physics Laboratory	TD and PSB: Physics			2		03	50	50	100	1
7	ESC	21ELEL27	Basic Electrical Engineering Laboratory	TD and PSB: E and E Engineering			2		03	50	50	100	1
8	HSMC	21EGH28	Professional Writing Skills in English	TD and PSB: Humanities	1	1	1		02	50	50	100	2
		21SFH19/29	Scientific Foundations of Health										
9	AEC		OR	Any Department	1				01	50	50	100	1
		21IDT19/29	Innovation and Design Thinking										
				TOTAL	13	07	07		24	450	450	900	20
Note:	BSC: Basic	: Science Course, ESC	L: Engineering Science Course, HSMC : Hum	anity and Social Science & Managem	ient Cours	ses, AEC	2–Ability	Enhanc	ement Cou	rses.			
L-Leo	cture. T – T	utorial. P- Practical	/ Drawing. S - Self Study Component CIE : (Continuous Internal Evaluation SEE	: Semeste	End Ex	aminatio	n					
			, o concludy component, oil.			/							

Credit definition:	(a) Four credit courses are to be designed for 50 hours of Teaching – Learningprocess.
1hour Lecture (L) per week = 1 Credit	(b) Three credit courses are to be designed for 40 hours of Teaching – Learningprocess.
2 hours Tutorial (T) per week = 1 Credit	(c) Two credit courses are to be designed for 25 hours of Teaching – Learning process.
2 hours Practical /Drawing (P) per week = 1 Credit	(d) One credit courses are to be designed for 15 hours of Teaching – Learning process.

AICTE Activity Points to be earned by students admitted to BE/B.Tech.,/B.Plan day college programme (For more details refer to Chapter 6,AICTE Activity Point Programme, Model Internship Guidelines):

Over and above the academic grades, every Day College regular student admitted to the 4 years Degree programme and every student entering 4 years Degree programme through lateral entry, shall earn 100 and 75 Activity Points respectively for the award of degree through AICTE Activity Point Programme. Students transferred from other Universities to the fifth semester are required to earn 50 Activity Points from the year of entry to VTU. The Activity Points earned shall be reflected on the student's eighth semester Grade Card.

The activities can be can be spread over the years, anytime during the semester weekends and holidays, as per the liking and convenience of the student from the year of entry to the programme. However, the minimum hours' requirement should be fulfilled. Activity Points (non-credit) do not affect SGPA/CGPA and shall not be considered for vertical progression.

In case students fail to earn the prescribed activity Points, an Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of the degree only after the release of the Eighth semester Grade Card.

Summer Internship - I (21INT36): All the students admitted to engineering programmes shall have to undergo a mandatory summer internship of 03 weeks during the intervening vacation of II and III semesters. Summer Internship shall include Inter / Intra Institutional activities. A University Viva-voce examination (Presentation followed by question-answer session) shall be conducted during III semester and the prescribed credit shall be included in III semester. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements. (The faculty coordinator or mentor has to monitor the students' internship progress and interact to guide them for the successful completion of the internship.)

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electronics and Communication Engineering (ECE)

Scheme of Teaching and Examinations 2021

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2021 - 22)

III SE	MESTER														
						Teaching	Hours /\	Neek			Exam	ination			
SI. No	Course and Course Coo	d le		Course Title	Teaching Department (TD and Question Paper Setting Board (PSB)	т Theory Lecture	H Tutorial	ъ Practical/ Drawing	ہ Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits	
	BSC		Mathe	matics Course	TD- Maths					02	50	50	100	2	
1	21MAT31		(Comn	non to all)	PSB-Maths					03	50	50	100	5	
2	IPCC 21EC32		Digital	System Design using Verilog	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4	
3	IPCC 21EC33		Basic S	ignal Processing	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4	
4	PCC 21EC34		Analog	g Electronic Circuits	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3	
5	PCC 21ECL35		Analog	and Digital Electronics Lab	TD: ECE PSB: ECE	0	0	2		03	50	50	100	1	
6	UHV 21UH36		Social	Connect and Responsibility	Any Department	0	0	1		01	50	50	100	1	
7	HSMC 21KSK37/47 HSMC 21KBK37/47 HSMC 21CIP27/47		Samsk Balake Constit	rutika Kannada Kannada OR tution of India and sional Ethics	TD and PSB HSMC	1	0	0		01	50	50	100	1	
	220110771	,	110103		TD: Concerned	If offere	ed as Th	eory Coi	urse	01					
8	AEC		Ability	Enhancement Course - III	department	1	0	0		01	50	50	100	1	
	ZILCSON				Board	0	0	2	se	02					
						•				Total	400	400	800	18	
					1										
	for s	NMDCNational Service SchemeNSSAll students have to regi21NS83(NSS)NSSAtliant Service Scheme					egister me, I h the	ter for any one of the course namely Physical Education (PE)(Sports and he concerned coordinator of the course							
9	activities semester	NN 21	MDC PE83	Physical Education (PE)(Sports and Athletics)	PE	during the first week of III semester. The out between III semester to VIII semester the above courses shall be conducted					The act ester (found ucted of the set of the	ictivities shall be carri (for 5 semesters). SEE during VIII semes [†]			
	Scheduled III to VIII	ParticipationNMDC 21YO83YogaYogaexaminations and the accumulated CIE marks shall SEE marks. Successful completion of the regis mandatory for the award of the degree. The events shall be appropriately scheduled by the same shall be reflected in the calendar prepared for Yoga activities						registe y the cc	be added to the ered course is colleges and the the NSS, PE and						
		C	Course	prescribed to lateral entry D	iploma holders ad	dmitted t	o III se	mester	B.E./	B.Tech	program	ns			
1	NCMC 21MATDIP3	31	A	Additional Mathematics - I	Maths	02	02				100		100	0	
Note Socia L –Le Teac 21KS read	 Note: BSC: Basic Science Course, IPCC: Integrated Professional Core Course, PCC: Professional Core Course, INT –Internship, HSMC: Humanity and Social Science & Management Courses, AEC–Ability Enhancement Courses. UHV: Universal Human Value Course. L –Lecture, T – Tutorial, P- Practical/ Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.TD-Teaching Department, PSB: Paper Setting department 21KSK37/47 Samskrutika Kannada is for students who speak, read and write Kannada and 21KBK37/47 Balake Kannada is for non-Kannada speaking, reading, and writing students 														
Integ	grated Profe	essic	onal Cor	e Course (IPCC): Refers to Profe	essional Theory Core	e Course li	ntegrate	d with p	oractic	al of the	same c	ourse.	Credit for	IPCC	
can l	be 04 and its	s Te	aching–	Learning hours (L : T : P) can be	considered as (3:0): 2) or (2	: 2 : 2).	The the	ory pa	rt of the	IPCC sh	nall be e	valuated I	ooth	

can be 04 and its Teaching–Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2021-22 may be referred.

21INT49Inter/Intra Institutional Internship: All the students admitted to engineering programs under the lateral entry category shall have to undergo a mandatory 21INT49 Inter/Intra Institutional Internship of 03 weeks during the intervening period of III and IV semesters. The internship shall be slated for CIE only and will not have SEE. The letter grade earned through CIE shall be included in the IV semester grade card. The internship shall be considered as a head of passing and shall be considered for vertical progression and for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequently after satisfying the internship requirements. The faculty coordinator or mentor shall monitor the students' internship progress and interact with them for the successful completion of the internship.

Non-credit mandatory courses (NCMC):

(A) Additional Mathematics I and II:

(1)These courses are prescribed for III and IV semesters respectively to lateral entry Diploma holders admitted to III semester of B.E./B.Tech., programs. They shall attend the classes during the respective semesters to complete all the formalities of the course and appear for the Continuous Internal Evaluation (CIE). In case, any student fails to register for the said course/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have secured an F grade. In such a case, the student has to fulfill the course requirements during subsequent semester/s to earn the qualifying CIE marks. These courses are slated for CIE only and have no SEE.

(2) Additional Mathematics I and II shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

(3) Successful completion of the courses Additional Mathematics I and II shall be indicated as satisfactory in the grade card. Non-completion of the courses Additional Mathematics I and II shall be indicated as Unsatisfactory.

(B) National Service Scheme/Physical Education (Sport and Athletics)/ Yoga:

(1) Securing 40 % or more in CIE,35 % or more marks in SEE and 40 % or more in the sum total of CIE + SEE leads to successful completion of the registered course.

(2) In case, students fail to secure 35 % marks in SEE, they have to appear for SEE during the subsequent examinations conducted by the University.
 (3) In case, any student fails to register for NSS, PE or Yoga/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have not completed the requirements of the course. In such a case, the student has to fulfill the course requirements during subsequent semester/s to earn the qualifying CIE marks.

(4) Successful completion of the course shall be indicated as satisfactory in the grade card. Non-completion of the course shall be indicated as Unsatisfactory.

(5) These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

Ability Enhancement Course - III										
21EC381	LD (Logic Design) Lab using Pspice / MultiSIM	21EC383	LIC (Linear Integrated Circuits) Lab using Pspice / MultiSIM							
21EC382	AEC (Analog Electronic Circuits) Lab	21EC384	LabVIEW Programming Basics							

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electronics and Communication Engineering (ECE)

Scheme of Teaching and Examinations 2021

IV	SEMESTER	
	0211120121	

Outcome-Based Education (OBE) and Choice Based Credit System	(CBCS)								
(Effective from the academic year 2021 - 22)									

IV SE	IVIESTER											
			6	Tea	ching I	Hours /W	/eek		Exam	ination		
SI. No	Course and Course Code	Course Title	Contraction Contraction Contraction Contraction Contraction Paper Setting Board (PSB) Paper Setting Board (PSB) Paper Setting Contraction		Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits			
	BSC			L	•	P	3					
1	21EC41	Maths for Communication Engineers	TD, PSB-Maths					03	50	50	100	3
2	IPCC 21EC42	Digital Signal Processing	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
3	IPCC 21EC43	Circuits & Controls	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
4	PCC 21EC44	Communication Theory	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
5	AEC 21BE45	Biology For Engineers	BT, CHE, PHY	2	0	0		02	50	50	100	2
6	PCC 21ECL46	Communication Laboratory I	TD: ECE PSB: ECE	0	0	2		03	50	50	100	1
	HSMC 21KSK37/47	Samskrutika Kannada										
7	HSMC 21KBK37/47	Balake Kannada	HSMC	1	0	0		01	50	50	100	1
		OR										
	HSMC 21CIP37/47	Constitution of India & Professional Ethics										
	AFC		TD and PSB: Concerned	If offered as theory Course		01						
8	21EC48X	Ability Enhancement Course- IV	department	If offered as lab. course				50	50	100	1	
				0	0	2		02				
9	UHV 21UH49	Universal Human Values	Any Department	1	0	0		01	50	50	100	1
10	INT 21INT49	Inter/Intra Institutional Internship	Evaluation By the appropriate authorities	Completed during the intervening period ofII and III semesters by students admitted to first year of BE./B.Tech and during the intervening period of III and IV semesters by Lateral entry students admitted to III semester.		3	100		100	2		
								Total	550	450	1000	22
	Cou	Irse prescribed to lateral entry Diplor	ma holders admi	itted to	III se	mester	of Engi	ineering	g progra	ams		r
	NUMU	1		1		1				1	1	1

Additional Mathematics - II 1 Maths 02 02 100 100 0 21MATDIP41 Note: BSC: Basic Science Course, IPCC: Integrated Professional Core Course, PCC: Professional Core Course, AEC -Ability Enhancement Courses,

HSMC: Humanity and Social Science and Management Courses, UHV- Universal Human Value Courses.

L-Lecture, T-Tutorial, P-Practical/Drawing, S-Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.

21KSK37/47 Samskrutika Kannada is for students who speak, read and write Kannada and 21KBK37/47 Balake Kannada is for non-Kannada speaking, reading, and writing students.

Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with Practicals of the same course. Credit for IPCC can be 04 and its Teaching – Learning hours (L:T:P) can be considered as (3:0:2) or (2:2:2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from practical part of IPCCshall be included in the SEE question paper. For more details the regulation governing the Degree of Bachelor of Engineering /Technology (BE/B.Tech.) 2021-22 may be referred.

Non - credit mandatory course (NCMC):

Additional Mathematics - II:

(1) Lateral entry Diploma holders admitted to III semester of B.E./B.Tech., shall attend the classes during the IV semester to complete all the

03.40.2022

(2) Additional Mathematics I and II shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

(3) Successful completion of the course Additional Mathematics II shall be indicated as satisfactory in the grade card. Non-completion of the courses Additional Mathematics II shall be indicated as Unsatisfactory.

	Ability Enhancement Course - IV					
21EC481	Embedded C Basics	21EC483	Octave / Scilab for Signals			
21EC482	C++ Basics	21EC484	DAQ using LabVIEW			

Internship of 04 weeks during the intervening period of IV and V semesters; 21INT68Innovation/ Entrepreneurship/ Societal based Internship.

(1)All the students shall have to undergo a mandatory internship of 04 weeks during the intervening period of IV and V semesters. The internship shall be slated for CIE only and will not have SEE. The letter grade earned through CIE shall be included in the VI semester grade card. The internship shall be considered as a head of passing and shall be considered for vertical progression and for the award of degree. Those, who do not take up / complete the internship shall be considered under F (fail) grade and shall have to complete during subsequently after satisfying the internship requirements.

(2)Innovation/ Entrepreneurship Internship shall be carried out at industry, State and Central Government /Non-government organizations (NGOs), micro, small and medium enterprise (MSME), Innovation centres or Incubation centres. Innovation need not be a single major breakthrough; it can also be a series of small or incremental changes. Innovation of any kind can also happen outside of the business world.

Entrepreneurship internships offers a chance to gain hands on experience in the world of entrepreneurship and helps to learn what it takes to run a small entrepreneurial business by performing intern duties with an established company. This experience can then be applied to future business endeavours. Start-ups and small companies are a preferred place to learn the business tack ticks for future entrepreneurs as learning how a small business operates will serve the intern well when he/she manages his/her own company. Entrepreneurship acts as a catalyst to open the minds to creativity and innovation. Entrepreneurship internship can be from several sectors, including technology, small and medium-sized, and the service sector.

(3) Societal or social internship.

Urbanization is increasing on a global scale; and yet, half the world's population still resides in rural areas and is devoid of many things that urban population enjoy. Rural internship is a work-based activity in which students will have a chance to solve/reduce the problems of the rural place for better living.

As proposed under the AICTE rural internship programme, activities under Societal or social internship, particularly in rural areas, shall be considered for 40 points under AICTE activity point programme.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electronics and Communication Engineering (ECE)

Scheme of Teaching and Examinations 2021

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2021 - 22)

V SE	MESTER											
				Teachin	ng Hours	/Week			Exami	nation		
SI. No	Course and Course Code	Course Title	Teaching Department (TD and Question Paper Setting Roard (PSR)	Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
	B CO		TD 505	L	Т	Р	S					
1	BSC 21EC51	Digital Communication	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
2	IPCC 21EC52	Computer Organization &	TD: ECE, CSE PSB: ECE	3	0	2		03	50	50	100	4
3	PCC 21EC53	Computer Communication Networks	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
4	PCC 21EC54	NElectromagnetics Wavess	TD: ECE PSB: ECE	3	0	0		03	50	50	100	3
5	PCC 21ECL55	Communication Lab II		0	0	2		03	50	50	100	1
6	AEC 21EC56	Research Methodology & Intellectual Property Rights	TD: Any Department PSB: As identified by University	2	0	0		02	50	50	100	2
7	HSMC 21CIV57	Environmental Studies	TD: Civil/ Environmental /Chemistry/ Biotech. PSB: Civil Engg	1	0 0			1	50	50	100	1
				If offe	red as T	red as Theory courses		01				
0	AEC	Ability Enhancement Course V	Concerned	1	1 0 0			01	FO	FO	100	1
0	21EC58X	Ability Enhancement Course-v	Board	If of	If offered as lab. courses		rses	02	50	50	100	
				0	0	2		02				
								Total	400	400	800	18
	I	Ab	ility Enhancem	ent Course	e - V							
21EC	21EC581 IoT (Internet of Things) Lab 21EC583 Java Programming											
21EC	582 Commu	nication Simulink Toolbox		21EC584	Data	Structu	res Us	ing C++				
Note Inter L –Le	Note: BSC: Basic Science Course, PCC: Professional Core Course, IPCC: Integrated Professional Core Course, AEC –Ability Enhancement Course INT – Internship, HSMC: Humanity and Social Science & Management Courses. L –Lecture, T – Tutorial, P- Practical/ Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.											
					(

can be 04 and its Teaching – Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). Theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by CIE only and there shall be no SEE. For more details the regulation governing the Degree of Bachelor of Engineering /Technology (BE/B.Tech.) 2021-22 may be referred.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electronics and Communication Engineering (ECE)

Scheme of Teaching and Examinations 2021 Outcome-Based Education(OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 - 22)

VI SE	EMESTER											
				Teaching	Hours	/Week			Exami	nation		
SI. No	Course and Course Code	Course Title	Teaching epartment (TD and Question Paper Setting Board (PSB)	Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
				L	т	Р	S					
1	HSMC 21EC61	Technological Innovation Management and Entrepreneurship	Any Department	3	0	0	0	03	50	50	100	3
2	IPCC 21EC62	^C Microwave Theory & ^N Antennas	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
3	PCC 21EC63	VLSI Design & Testing	TD: ECE PSB: ECE	3	0	0		03	50	50	100	3
4	PEC 21EC64x	Professional Elective Course-I	TD: ECE PSB: ECE					03	50	50	100	3
5	OEC 21EC65x	Open Elective Course-I	Concerned Department					03	50	50	100	3
6	PCC 21ECL66	VLSI Laboratory		0	0	2		03	50	50	100	1
7	MP 21ECMP67	Mini Project		Two con interacti faculty a	Two contact hours /week for interaction between the faculty and students.			100		100	2	
8	INT 21INT68	Innovation/Entrepreneurship /Societal Internship	Completed durin and V semesters	ng the intervening period of IV 100				100	3			
	•	· · · · · · · · · · · · · · · · · · ·	•					Total	500	300	800	22

Professional Elective – I					
21EC641	Artificial Neural Networks (L:T:P :: 2:2:0)	21EC643	Python Programming (L:T:P :: 2:0:2)		
21EC642	Cryptography (L:T:P :: 2:2:0)	21EC644	Micro Electro Mechanical Systems (L:T:P :: 3:0:0)		

Open Electives – I offered by the Department to other Department students						
21EC651	Communication Engineering (L:T:P :: 3:0:0)	21EC653	Basic VLSI Design (L:T:P :: 3:0:0)			
21EC652	Microcontrollers (L:T:P :: 3:0:0)	21EC654	Electronic Circuits with Verilog (L:T:P :: 2:0:2)			
21EC655	Sensors & Actuators (L:T:P :: 3:0:0)					

Note: HSMC: Humanity and Social Science & Management Courses, IPCC: Integrated Professional Core Course, PCC: Professional Core Course, PEC: Professional Elective Courses, OEC-Open Elective Course, MP – Mini Project, INT –Internship.

L –Lecture, T – Tutorial, P - Practical / Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.

Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with Practical of the same course. Credit for IPCC can be 04 and its Teaching – Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by CIE only and there shall be no SEE. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (BE/B.Tech) 2021-22 may be referred.

Professional Elective Courses(PEC):

A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course out of five courses. The minimum students' strength for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the programme is less than 10.

Open Elective Courses:

Students belonging to a particular stream of Engineering and Technology are not entitled for the open electives offered by their parent Department. However, they can opt an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor.

Selection of an open elective shall not be allowed if,

(i) The candidate has studied the same course during the previous semesters of the program.

(ii) The syllabus content of open electives is similar to that of the Departmental core courses or professional electives.

(iii) A similar course, under any category, is prescribed in the higher semesters of the program.

In case, any college is desirous of offering a course (not included in the Open Elective List of the University) from streams such as Law, Business

(MBA), Medicine, Arts, Commerce, etc., can seek permission, at least one month before the commencement of the semester, from the University by submitting a copy of the syllabus along with the details of expertise available to teach the same in the college.

The minimum students' strength for offering open electives is 10. However, this conditional shall not be applicable to cases where the admission to the programme is less than 10.

Mini-project work: Mini Project is a laboratory-oriented course which will provide a platform to students to enhance their practical knowledge and skills by the development of small systems/applications.

Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary Mini- project can be assigned to an individual student or to a group having not more than 4 students.

CIE procedure for Mini-project:

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two faculty members of the Department, one of them being the Guide. The CIE marks awarded for the Mini-project work shall be based on the evaluation of project report, project presentation skill, and question and answer session in the ratio of 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all the guides of the project. The CIE marks awarded for the Mini-project, shall be based on the evaluation of project report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

No SEE component for Mini-Project.

VII semester Class work and Research Internship /Industry Internship (21INT82)

Swapping Facility

Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internship/ industry internship after the VI semester.

(2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the program. **Elucidation:**

At the beginning of IV year of the programme i.e., after VI semester, VII semester classwork and VIII semester Research Internship /Industrial Internship shall be permitted to be operated simultaneously by the University so that students have ample opportunity for internship. In other words, a good percentage of the class shall attend VII semester classwork and similar percentage of others shall attend to Research Internship or Industrial Internship.

Research/Industrial Internship shall be carried out at an Industry, NGO, MSME, Innovation centre, Incubation centre, Start-up, Centers of Excellence (CoE), Study Centre established in the parent institute and /or at reputed research organizations / institutes. The intership can also be rural internship.

The mandatory Research internship /Industry internship is for 24 weeks. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up/complete the internship shall be declared fail and shall have to complete during the subsequent University examination after satisfying the internship requirements.

INT21INT82Research Internship/ Industry Internship/Rural Internship

Research internship: A research internship is intended to offer the flavour of current research going on in the research field. It helps students get familiarized with the field and imparts the skill required for carrying out research.

Industry internship: Is an extended period of work experience undertaken by students to supplement their degree for professional development. It also helps them learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt to organizational realities by tempering their knowledge with practical constraints.

The faculty coordinator or mentor has to monitor the students' internship progress and interact with them to guide for the successful completion of the internship.

The students are permitted to carry out the internship anywhere in India or abroad. University shall not bear any expenses incurred in respect of internship.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E. in Electronics and Communication Engineering (ECE) Scheme of Teaching and Examinations 2021 Outcome Based Education(OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 - 22)

1	pable VII a	nd VIII S	SEMESTER										
VILS	SEMESTER				Teachi	ng Hours	/Week			Exam	ination		
SI. No	Course Course	and Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Theory	Tutorial	H Practical	v Self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	Credits
1	PCC 21EC71		Advanced VLSI	TD: ECE PSB: ECE	3	0	0		3	50	50	100	3
2	PCC 21EC72		Optical & Wireless Communication	TD: ECE PSB: ECE	2	0	0		3	50	50	100	2
3	PEC 21EC73	x	Professional elective Course-II	TD: ECE PSB: ECE					3	50	50	100	3
4	PEC 21EC74	x	Professional elective Course-III	TD: ECE PSB: ECE					3	50	50	100	3
5	OEC 21EC75	x	Open elective Course-II	Concerned Department					3	50	50	100	3
6	Project 21EC76	t 76 Project work			Two co inte fao	ontact h raction l culty and	ours /we betweer d studen	eek for the ts.	3	100	100	200	10
						Total	350	350	700	24			
VIII	SEMESTER												
		-			Teachi	ng Hours	/Week	-		Exam	ination	-	
SI. No	Course Course	and Code	Course Title	eaching partment	Theory Lecture	utorial	ractical/ Drawing	elf -Study	ation in ours	Marks	Marks	l Marks	Credits
				De T	L	T	е — Р	ў S	Dura	CE	SEE	Tota	
1	Seminar 21EC81		Technical Seminar	6 ¹	L One c inte	T ontact h raction l culty and	P nour /we betweer d studen	s ek for the ts.	рий Дий 	100	SEE	100	01
1	Seminar 21EC81 INT 21INT82		Technical Seminar Research Internship/ Industry Internship	- a	L One c inte fac Two co inte fac	T ontact h raction l culty and ontact h raction l culty and	P betweer d studen ours /we betweer d studen	s ek for the ts. eek for the ts.	03 (Batch wise)	100 100	 0 100	100 200	01
1 2 3	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 21 21 21	NS83 PE83 YO83	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga	⊢ ≝ NSS PE Yoga	L One c inte fac Two co inte fac Co inte seme	T ontact h raction l culty and ontact h raction l culty and mpleted revening ester to v	P nour /we betweer d studen ours /we betweer d studen d studen d studen d studen d studen	s ek for the ts. eek for the ts. the of III ester.	03 (Batch wise)	100 100 50)) 100 50	100 200 100	01 15 0
1 2 3	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 21	NS83 PE83 YO83	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga	⊢ ă NSS PE Yoga	L One c inte fau Two co inte fau Co inte seme	T ontact h raction l culty and ontact h raction l culty and mpleted revening	P bour /we betweer d studen ours /we betweer d studen d studen l during ' period o VIII seme	s eek for the ts. eek for the ts. the of III ester.	03 (Batch wise) Tota	100 100 50 1 250		100 200 100 400	01 15 0 16
1 2 3	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21	NS83 PE83 YO83	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga	NSS PE Yoga	L One c inte fac Two co inte fac Co inte seme	T ontact h raction l culty and ontact h raction l culty and exter to v	P nour /we between d studen ours /we between d studen d studen d studen d uring t period o /III seme	s ek for the ts. eek for the ts. the of III ester.	03 (Batch wise) Tota	100 100 50 1 250	 100 50 150 	100 200 100 400	01 15 0 16
1 2 3	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 C731	NS83 PE83 YO83	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga	Professional I 2) 2	L One c inte fac Two co inte fac Co inte seme Elective	T ontact h raction l culty and ontact h raction l culty and envening ester to '	P oour /we between d studen ours /we between d studen d studen d studen d studen d studen	S eek for the ts. eek for the ts. the of III ester.	03 (Batch wise) Tota	100 100 50 1 250	,,,,,,,, .	100 200 100 400	01 15 0 16
1 2 3 21E 21E	Seminar 21EC81 INT 21INT82 21 21 21 21 21 C731 C732	NS83 PE83 YO83 Advan Digital	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga ced Design Tools for VLSI (L:T:P :: 2:0:2)	PE Yoga 2) 2 2 2 2	L One c inte fau Two co inte fau co inte seme Elective 1EC734	T ontact h raction l culty and ontact h raction l culty and reculty and exter to v	P nour /we betweer d studen ours /we betweer d studen l during ' period o VIII seme	S eek for the ts. eek for the ts. the of III ester. Signal Pr al Proce	03 (Batch wise) Tota occessing ssing (L:1	100 100 50 (L:T:P : (L:T:P :: 3:C		100 200 100 400	01 15 0 16
1 2 3 21E 21E 21E	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 21 21 732 C732 C733	NS83 PE83 YO83 Advan Digital DSP Al	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga ceed Design Tools for VLSI (L:T:P :: 2:0:2) Image Processing (L:T:P :: 2:0:2) gorithms & Architecture (L:T:P :: 3:0:0	РЕ Yoga Professional I 2) 2 2 0) 2	L One c inte fac Two cd inte fac Co inte seme Elective 1EC734	T ontact h raction l culty and ontact h raction l culty and reculty and recult	P nour /we between d studen ours /we between d studen d s	s eek for the ts. eek for the ts. the of III ester.	 03 (Batch wise) Tota occessing ssing (L:1	100 100 50 1 250 (L:T:P :: :P :: 3:C		100 200 100 400	01 15 0 16
1 2 3 21E 21E 21E	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 21 732 C731 C732 C733	NS83 PE83 YO83 Advan Digital DSP Al	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga ceed Design Tools for VLSI (L:T:P :: 2:0: Image Processing (L:T:P :: 2:0:2) gorithms & Architecture (L:T:P :: 3:0:0	Professional I 2) 2 0) Professional I	L One c inte fau Two co inte fau Co inte seme Elective 1EC734	T ontact h raction l culty and ontact h raction l culty and mpleted ervening ester to b - II Bion	P oour /we betweer d studen ours /we betweer d studen d studen l during ' period o VIII seme	S eek for the ts. eek for the ts. the of III ester. Signal Pr al Proce	03 (Batch wise) Tota	(L:T:P: 3:C		100 200 100 400	01 15 0 16
1 2 3 21E 21E 21E	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 21 21 21 732 C731 C732 C733	NS83 PE83 YO83 Advan Digital DSP Al	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga ced Design Tools for VLSI (L:T:P :: 2:0: Image Processing (L:T:P :: 2:0:2) gorithms & Architecture (L:T:P :: 3:0:0	Professional I 2) 2 Professional I 2) 2 Professional I 2) 2	L One c inte fac Two cd inte fac Co inte seme Elective 1EC734 1EC735	T ontact h raction l culty and ontact h raction l culty and prvening ester to v - II Bion Spec	P nour /we betweer d studen ours /we betweer d studen d studen l during ' period o VIII seme nedical S ech Signa	s eek for the ts. eek for the ts. the of III ester. iignal Pr al Proce	03 (Batch wise) Tota	100 100 50 (L:T:P :: 3:C	₩ 100 50 50 50 50 50 50 50 0 150 0 100 0	100 200 100 400	01 15 0 16
1 2 3 21E 21E 21E 21E 21E	Seminar 21EC81 INT 21INT82 21 21 21 21 21 21 21 21 21 21 21 21 21	NS83 PE83 YO83 Advan Digital DSP Al	Technical Seminar Research Internship/ Industry Internship National Service Scheme (NSS) Physical Education (PE) (Sports and Athletics) Yoga <u>ced Design Tools for VLSI (L:T:P :: 2:0:2)</u> Image Processing (L:T:P :: 2:0:2) gorithms & Architecture (L:T:P :: 3:0:0) Wireless Sensor Networks (L:T:P :: 3:0:0)	PE Yoga Professional I 2) 2 0) 2 Professional E 0:0) 2	L One c inte fau Two co inte fau co inte seme Elective 1EC734 1EC734 1EC744	T ontact h raction l culty and ontact h raction l culty and ontact h raction l culty and ontact h raction l culty and ontact h spece III Bion Spece	P oour /we between d studen ours /we between d studen d s	s eek for the ts. eek for the ts. the of III ester. signal Pr al Proce	03 (Batch wise) Tota ocessing ssing (L:1	(L:T:P :: 3:C		100 200 100 400	01 15 0 16

Open Electives - II offered by the Department to other Department students 21EC751 Basic Digital Signal Processing (L:T:P :: 2:0:2) Optical & Satellite Communication (L:T:P :: 3:0:0) 21EC754 21EC752 E-waste Management (L:T:P :: 3:0:0) ARM Embedded Systems (L:T:P :: 3:0:0) 21EC755 21EC753 Basic Digital Image Processing (L:T:P :: 2:0:2) Note: PCC: Professional Core Course, PEC: Professional Elective Courses, OEC-Open Elective Course, AEC - Ability Enhancement Courses. L-Lecture, T-Tutorial, P-Practical / Drawing, S - Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination. Note: VII and VIII semesters of IV year of the programme (1) Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internship/ industry internship after the VI semester. (2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the programme. PROJECT WORK (21XXP75): The objective of the Project work is (i) To encourage independent learning and the innovative attitude of the students. (ii) To develop interactive attitude, communication skills, organization, time management, and presentation skills. (iii) To impart flexibility and adaptability. (iv) To inspire team working. (v) To expand intellectual capacity, credibility, judgment and intuition. (vi) To adhere to punctuality, setting and meeting deadlines. (vii) To install responsibilities to oneself and others. (viii)To train students to present the topic of project work in a seminar without any fear, face the audience confidently, enhance communication skills, involve in group discussion to present and exchange ideas. **CIE procedure for Project Work:** (1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates. (2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates. SEE procedure for Project Work: SEE for project work will be conducted by the two examiners appointed by the University. The SEE marks awarded for the project work shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25 TECHNICAL SEMINAR (21XXS81): The objective of the seminar is to inculcate self-learning, present the seminar topic confidently, enhance communication skill, involve in group discussion for exchange of ideas. Each student, under the guidance of a Faculty, shall choose, preferably, a recent topic of his/her interest relevant to the programme of Specialization. (i) Carry out literature survey, systematically organize the content. (ii) Prepare the report with own sentences, avoiding a cut and paste act. (iii) Type the matter to acquaint with the use of Micro-soft equation and drawing tools or any such facilities. (iv) Present the seminar topic orally and/or through PowerPoint slides. (v) Answer the queries and involve in debate/discussion. (vi) Submit a typed report with a list of references. The participants shall take part in the discussion to foster a friendly and stimulating environment in which the students are motivated to reach high standards and become self-confident. **Evaluation Procedure:** The CIE marks for the seminar shall be awarded (based on the relevance of the topic, presentation skill, participation in the question and answer session, and quality of report) by the committee constituted for the purpose by the Head of the Department. The committee shall consist of three teachers from the department with the senior-most acting as the Chairman. Marks distribution for CIE of the course: Seminar Report:50 marks Presentation skill:25 marks Question and Answer: 25 marks. ■No SEE component for Technical Seminar Non - credit mandatory courses (NCMC): National Service Scheme/Physical Education (Sport and Athletics)/ Yoga: (1) Securing 40 % or more in CIE,35 % or more marks in SEE and 40 % or more in the sum total of CIE + SEE leads to successful completion of the registered course. (2) In case, students fail to secure 35 % marks in SEE, they has to appear for SEE during the subsequent examinations conducted by the University. (3) In case, any student fails to register for NSS, PE or Yoga/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have not completed the requirements of the course. In such a case, the student has to fulfill the course requirements during subsequently to earn the qualifying CIE marks subject to the maximum programme period.

(4) Successful completion of the course shall be indicated as satisfactory in the grade card. Non-completion of the course shall be indicated as Unsatisfactory.

(5) These course shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

III Semester

Digital System Design Using Verilog					
21EC32	CIE Marks	50			
(3:0:2:0)	SEE Marks	50			
40 hours Theory + 13 Lab slots	Total Marks	100			
04	Exam Hours	03			
	System Design Using Verilog21EC32(3:0:2:0)40 hours Theory + 13 Lab slots04	21EC32 CIE Marks(3:0:2:0)SEE Marks40 hours Theory + 13 Lab slotsTotal Marks04Exam Hours			

Course objectives: This course will enable students to:

- 1. To impart the concepts of simplifying Boolean expression using K-map techniques and Quine-McCluskey minimization techniques.
- 2. To impart the concepts of designing and analyzing combinational logic circuits.
- 3. To impart design methods and analysis of sequential logic circuits.
- 4. To impart the concepts of Verilog HDL-data flow and behavioral models for the design of digital systems.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.
- Encourage collaborative (Group) Learning in the class .
- Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.
- Give Programming Assignments.

Module-1

Principles of Combinational Logic: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps- up to 4 variables, Quine-McCluskey Minimization Technique. Quine-McCluskey using Don't Care Terms. (Section 3.1 to 3.5 of Text 1).

Teaching-Learning	Chalk and Talk, YouTube videos					
Process	RBT Level: L1, L2, L3					
Module-2						
Logic Design with MSI Components and Programmable Logic Devices: Binary Adders and						
Subtractors, Compara	tors, Decoders, Encoders, Multiplexers, Programmable Logic Devices (PLDs)					
(Section 5.1 to 5.7 of Text 2)						
Teaching-Learning	Chalk and Talk, YouTube videos					
Process	RBT Level: L1, L2, L3					

		Module-3			
Flip-Flops and its Applications : The Master-Slave Flip-flops (Pulse-Triggered flip-flops): SR flip-flops, JK flip flops, Characteristic equations, Registers, Binary Ripple Counters, Synchronous Binary Counters, Counters based on Shift Registers, Design of Synchronous mod-n Counter using clocked T, JK, D and SR flip-flops. (Section 6.4, 6.6 to 6.9 (Excluding 6.9.3) of Text 2)					
Teach	ing-Learning	Chalk and Talk, YouTube videos			
Proce	SS	RBT Level: L1, L2, L3			
		Module-4			
 Introduction to Verilog: Structure of Verilog module, Operators, Data Types, Styles of Description. (Section 1.1 to 1.6.2, 1.6.4 (only Verilog), 2 of Text 3) Verilog Data flow description: Highlights of Data flow description, Structure of Data flow description. (Section 2.1 to 2.2 (only Verilog) of Text 3) 					
Teaching-Learning		Chalk and Talk, YouTube videos, Programming assignments			
Proce	SS	RBT Level: L1, L2, L3			
		Module-5			
Verilo Loop S Verilo	Verilog Behavioral description : Structure, Variable Assignment Statement, Sequential Statements, Loop Statements, Verilog Behavioral Description of Multiplexers (2:1, 4:1, 8:1). (Section 3.1 to 3.4 (only Verilog) of Text 3)				
Verilog Structural description : Highlights of Structural description, Organization of structural description, Structural description of ripple carry adder. (Section 4.1 to 4.2 of Text 3)					
Teaching-Learning Process		Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3			
		PRACTICAL COMPONENT OF IPCC			
Using	suitable simulation sof	tware, demonstrate the operation of the following circuits:			
Sl.No	Sl.No Experiments				
1	To simplify the given	Boolean expressions and realize using Verilog program.			
2	To realize Adder/Sub	tractor (Full/half) circuits using Verilog data flow description.			
3	To realize 4-bit ALU ι	ising Verilog program.			
4	To realize the followi	ng Code converters using Verilog Behavioral description			
	a) Gray to bin	nary and vice versa b) Binary to excess3 and vice versa			
5	To realize using Veril	og Behavioral description: 8:1 mux, 8:3 encoder, Priority encoder			
6	To realize using Veril	og Behavioral description: 1:8 Demux, 3:8 decoder, 2-bit Comparator			
7	To realize using Veril	og Behavioral description:			
	Flip-flops: a)	JK type b) SR type c) T type and d) D type			
8	To realize Counters -	up/down (BCD and binary) using Verilog Behavioral description.			
	Demonstratio	on Experiments (For CIE only – not to be included for SEE)			
Use FP	GA/CPLD kits for down	nloading Verilog codes and check the output for interfacing experiments.			
9	Verilog Program to in specified direction (b	iterface a Stepper motor to the FPGA/CPLD and rotate the motor in the y N steps).			
10	Verilog programs to i	nterface a Relay or ADC to the FPGA/CPLD and demonstrate its working.			
11	Verilog programs to i	nterface DAC to the FPGA/CPLD for Waveform generation.			
12	Verilog programs to i working.	nterface Switches and LEDs to the FPGA/CPLD and demonstrate its			

Course Outcomes

At the end of the course the student will be able to:

- 1. Simplify Boolean functions using K-map and Quine-McCluskey minimization technique.
- 2. Analyze and design for combinational logic circuits.
- 3. Analyze the concepts of Flip Flops (SR, D, T and JK) and to design the synchronous sequential circuits using Flip Flops.
- 4. Model Combinational circuits (adders, subtractors, multiplexers) and sequential circuits using Verilog descriptions.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour**)

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Second assignment at the end of 9th week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (duration 03 hours) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 will be scaled down to 50 marks.

Suggested Learning Resources:

Text Books

1. Digital Logic Applications and Design by John M Yarbrough, Thomson Learning, 2001.

2. Digital Principles and Design by Donald D Givone, McGraw Hill, 2002.

3. HDL Programming VHDL and Verilog by Nazeih M Botros, 2009 reprint, Dreamtech press.

Reference Books:

1. Fundamentals of logic design, by Charles H Roth Jr., Cengage Learning

2. Logic Design, by Sudhakar Samuel, Pearson/ Sanguine, 2007

3. Fundamentals of HDL, by Cyril P R, Pearson/Sanguine 2010

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

III Semester

Basic Signal Processing					
Course Code	21EC33	CIE Marks	50		
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50		
Total Hours of Pedagogy	40 hours Theory + 13 Lab slots	Total Marks	100		
Credits	04	Exam Hours	03		

Course objectives: This course will enable students to:

Preparation: To prepare students with fundamental knowledge/ overview in the field of Signal Processing with Familiarization with the concept of Vector spaces and orthogonality with a qualitative insight into applications in communications.

Core Competence: To equip students with a basic foundation of Signal Processing by delivering the basics of quantitative parameters for Matrices & Linear Transformations, the mathematical description of discrete time signals and systems, analyzing the signals in time domain using convolution sum, classifying signals into different categories based on their properties, analyzing Linear Time Invariant (LTI) systems in time and transform domains

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.
- Encourage collaborative (Group) Learning in the class.
- Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.
- Give Programming Assignments.

Module-1

Vector Spaces: Vector spaces and Null subspaces, Rank and Row reduced form, Independence, Basis and dimension, Dimensions of the four subspaces, Rank-Nullity Theorem, Linear Transformations Orthogonality: Orthogonal Vectors and Subspaces, Projections and Least squares, Orthogonal Bases and Gram-Schmidt Orthogonalization procedure

(Refer Chapters 2 and 3 of Text 1)

Teaching-	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments
Learning Process	RBT Level: L1, L2, L3

Module-2						
Eigen values and Eigen vectors: Review of Eigen values and Diagonalization of a Matrix, Special Matrices (Positive Definite, Symmetric) and their properties, Singular Value Decomposition. (Refer Chapter 5, Text 1)						
Teaching- Learning Process	Ceaching- LearningChalk and Talk, YouTube videos, Flipped Class Technique, Programming assignmentsRBT Level: L1, L2, L3					
	Module-3					
Introduction a signals/Function	and Classification of signals: Definition of signal and systems with examples, Elementary ons: Exponential, sinusoidal, step, impulse and ramp functions					
Basic Operation time reversal. I	ons on signals: Amplitude scaling, addition, multiplication, time scaling, time shift and expression of triangular, rectangular and other waveforms in terms of elementary signals					
System Classi static-dynamic,	fication and properties: Linear-nonlinear, Time variant -invariant, causal-noncausal, stable-unstable, invertible.					
(Text 2) [Only	for Discrete Signals & Systems]					
Teaching-	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments					
Learning Process	RBT Level: L1, L2, L3					
	Module-4					
Time domain representation of LTI System: Impulse response, convolution sum. Computation of convolution sum using graphical method for unit step and unit step, unit step and exponential, unit step and restangular and restangular and restangular.						
LTI system Pr Stable, Invertib	operties in terms of impulse response: System interconnection, Memory less, Causal, le and Deconvolution and step response					
(Text 2) [Only	for Discrete Signals & Systems]					
Teaching- Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3					
	Module-5					
The Z-Transforms: Z transform, properties of the region of convergence, properties of the Z-transform, Inverse Z-transform by partial fraction, Causality and stability, Transform analysis of LTI systems.						
Teaching-	Chalk and Talk YouTube videos Flipped Class Technique Programming assignments					
Learning RBT Level: L1, L2, L3						
PRACTICAL COMPONENT OF IPCC						
SI.No	Experiments					

Sl.No	Experiments		
1	a. Program to create and modify a vector (array).b. Program to create and modify a matrix.		
2	Programs on basic operations on matrix.		
3	Program to solve system of linear equations.		
4	Program for Gram-Schmidt orthogonalization.		
5	Program to find Eigen value and Eigen vector.		
6	Program to find Singular value decomposition.		

7	Program to generate discrete waveforms.				
8	Program to perform basic operation on signals.				
9	Program to perform convolution of two given sequences.				
10	a. Program to perform verification of commutative property of convolution.				
	b. Program to perform verification of distributive property of convolution.				
	c. Program to perform verification of associative property of convolution.				
11	Program to compute step response from the given impulse response.				
12	Programs to find Z-transform and inverse Z-transform of a sequence.				

Course outcomes (Course Skill Set)

At the end of the course the student will be able to :

- 1. Understand the basics of Linear Algebra
- 2. Analyse different types of signals and systems
- 3. Analyse the properties of discrete-time signals & systems
- 4. Analyse discrete time signals & systems using Z transforms

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of 20 Marks (duration 01 hour)

- First test at the end of 5th week of the semester
- Second test at the end of the 10^{th} week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Programming assignment at the end of 9th week of the semester, which can be implemented using programming languages like C++/Python/Java/Scilab

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (duration 03 hours) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 will be scaled down to 50 marks.

Suggested Learning Resources:

Text Books

- 1. Gilbert Strang, "Linear Algebra and its Applications", Cengage Learning, 4th Edition, 2006, ISBN 97809802327
- 2. Simon Haykin and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, Wiley India. ISBN 9971-51-239-4.

Reference Books:

- 1. **Michael Roberts**, "Fundamentals of Signals & Systems", 2nd edition, Tata McGraw-Hill, 2010, ISBN 978-0-07-070221-9.
- 2. Alan V Oppenheim, Alan S Willsky and S Hamid Nawab, "Signals and Systems" Pearson Education Asia / PHI, 2"" edition, 1997. Indian Reprint 2002.
- 3. H P Hsu, R Ranjan, "Signals and Systems", Schaum's outlines, TMH, 2006.
- 4. **B P Lathi**, "Linear Systems and Signals", Oxford University Press, 2005.
- 5. Ganesh Rao and Satish Tunga, "Signals and Systems", Pearson/Sanguine.
- 6. Seymour Lipschutz, Marc Lipson, "Schaums Easy Outline of Linear Algebra", 2020.

Web links and Video Lectures (e-Resources):

Video lectures on Signals and Systems by Alan V Oppenheim

Lecture 1, Introduction | MIT RES.6.007 Signals and Systems, Spring 2011 - YouTube

Lecture 2, Signals and Systems: Part 1 | MIT RES.6.007 Signals and Systems, Spring 2011 - YouTube NPTEL video lectures signals and system:

https://www.youtube.com/watch?v=7Z3LE5uM-6Y&list=PLbMVogVj5nJQQZbah2uRZIRZ_9kfoqZyx

Video lectures on Linear Algebra by Gilbert Strang

https://www.youtube.com/watch?v=ZK3O402wf1c&list=PL49CF3715CB9EF31D&index=1

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

III Semester

Analog Electronic Circuits				
Course Code 21EC34 CIE Marks50				
Teaching Hours/Week (L:T:P: S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives:This course will enable students to

- Explain various BJT parameters, connections and configurations.
- Design and demonstrate the diode circuits and transistor amplifiers.
- Explain various types of FET biasing and demonstrate the use of FET amplifiers.
- Analyze Power amplifier circuits in different modes of operation.
- Construct Feedback and Oscillator circuits using FET.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1.Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain evolution of communication technologies.
- 3. Encourage collaborative (Group) Learning in the class
- 4.Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
- 5.Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7.Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

BJT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage-divider bias), Biasing using a collector to base feedback resistor.

Small signal operation and Models: Collector current and transconductance, Base current and input resistance, Emitter current and input resistance, voltage gain, Separating the signal and the DC quantities, The hybrid Π model, The T model.

MOSFETs: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback resistor.

Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance, The T equivalent circuit model.

[Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.7), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.7)]

Teaching-	Chalk and talk method, Power Point Presentation.
Learning	Self-study topics: Basic BJT Amplifier Configurations - Design of Common Emitter and
Process	Common collector amplifier circuits.
	RBT Level: L1, L2, L3

Module-2

MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance RS, Source follower.

MOSFET internal capacitances and High frequency model: The gate capacitive effect, Junction capacitances, High frequency model.

Frequency response of the CS amplifier: The three frequency bands, high frequency response, Low frequency response.

01.10.2022					
Oscillators	: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)				
Teaching-	[1ext 1: 4./(4./.1 to 4./.4, 4./.0) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12,3,2]				
Learning Self-study tonics: Discrete Circuit MOS Amplifier – The common source amplifier a					
Process	source follower.				
	RBT Level: L1, L2, L3				
	Module-3				
Feedback Feedback (Qualitative	Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Topologies, The series-shunt, series-series, shunt-shunt and shunt-series amplifiers e Analysis).				
Output Sta stage, Class Class AB ou	ges and Power Amplifiers: Introduction, Classification of output stages, Class A output B output stage: Transfer Characteristics, Power Dissipation, Power Conversion efficiency, Itput stage, Class C tuned Amplifier.				
[Text 1: 7.1,	7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]				
Teaching-	Chalk and talk method, Power Point Presentation.				
Learning	Self-study topics: Class D power amplifier.				
Process	RBT Level: L1, L2, L3				
Module-4					
Op-Amp C Successive Filters, Firs reject filters	ircuits: Op-amp DC and AC Amplifiers, DAC - Weighted resistor and R-2R ladder, ADC- approximation type, Small Signal half wave rectifier, Absolute value output circuit, Active st and second order low-pass and high-pass Butterworth filters, Band-pass filters, Band s.				
555 Timer					
[1ext 2: 6.2, 9.4.3(a)]	8.11(8.11.1a, 8.11.1b), 8.11.2a, 8.12.2,8.13 /.2, /.3, /.4, /.5, /.6, /.8, /.9, 9.4.1, 9.4.1(a), 9.4.3,				
Teaching-	Chalk and talk method, Power Point Presentation.				
Learning Process	Self-study topics: Clippers and Clampers, Peak detector, Sample and hold circuit.				
	Module-5				
Overview of Application	of Power Electronic Systems: Power Electronic Systems, Power Electronic Converters and s.				
Thyristors Turn-off Mo considerati	: Static Anode-Cathode characteristics and Gate characteristics of SCR, Turn-ON methods, echanism, Turn-OFF Methods: Natural and Forced Commutation – Class A without design on.				
Gate Trigg Transistor:	ger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit, Unijunction Basic operation and UJT Firing Circuit.				
[Text 3: 1.3	, 1.5,1.6, 2.2,2.3,2.4,2.6, 2.7,2.9, 2.10,3.2,3.5.1, 3.5.2, 3.6.1, 3.6.3,3.6.4]				
Teaching-	Chalk and talk method, Power Point Presentation.				
Learning Process	Self-study topics: Basic Construction, working and applications of DIAC, TRIAC, IGBT, GTO.				
Course Oute	KBI Level: L1, L2, L3				
At the end of 1. Unders	the course the student will be able to : stand the characteristics of BJTs and FETs for switching and amplifier circuits.				

- 2. Design and analyze FET amplifiers and oscillators with different circuit configurations and biasing conditions.
- 3. Understand the feedback topologies and approximations in the design of amplifiers and oscillators.
- 4. Design of circuits using linear ICs for wide range applications such as ADC, DAC, filters and timers.
- 5. Understand the power electronic device components and its functions for basic power electronic circuits.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%.

The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10th week of the semester
- 3. Third test at the end of the 15^{th} week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks** (duration 01 hours)

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored out of 100 shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

- 1. Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6thEdition, Oxford, 2015.ISBN:978-0-19-808913-1
- Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4thEdition, Pearson Education, 2018. ISBN: 978-93-325-4991-3
- 3. MD Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN: 0070583897'

Web links and Video Lectures (e-Resources):

- Integrated Electronics: Analog and Digital Circuits and Systems, Jacob Millman, Christos C. Halkias, McGraw-Hill, 2015.
- Electronic Devices and Circuit, Boylestad & Nashelsky, Eleventh Edition, Pearson, January 2015.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

III Semester

Analog and Digital Electronics Lab				
Course Code		21ECL35	CIE Marks	50
Teaching Hours/Week (L:T:P: S)		0:0:2:0	SEE Marks	50
Credits		1	Exam Hours	3
Course objectives:				
This laboratory course enable	es students	to		
Understand the electron	nic circuit s	chematic and its working		
Realize and test amplifi	er and oscil	lator circuits for the given	specifications	
 Realize the opamp circu precision rectifiers. 	lits for the a	applications such as DAC, in	nplement mathematica	al functions and
 Study the static charact 	eristics of S	CR and test the RC triggeri	ng circuit.	
• Design and test the com	binational	and sequential logic circuit	s for their functionaliti	.es.
• Use the suitable ICs bas	ed on the sj	pecifications and functions	•	
Sl.No.		Experiments		
1 Design and set up the	BJT commo	on emitter voltage amplifie	er with and without fee	dback and
determine the gain- b	andwidth p	product, input and output in	mpedances.	
2 Design and set-up BJ	ſ/FET			
i) Colpitts Oscillate	i) Colpitts Oscillator, ii) Crystal Oscillator and iii) RC Phase shift oscillator			
3 Design and set up the	Design and set up the circuits using opamp:			
i) Adder, ii) Integr	i) Adder, ii) Integrator, iii) Differentiator and iv) Comparator			
4 Obtain the static char	4 Obtain the static characteristics of SCR and test SCR Controlled HWR and FWR using RC triggering			
E Desiment involument				
5 Design and implement	Design and implement			
(a) Hall Adder & F	(a) Half Adder & Full Adder using basic gates and NAND gates,			
(D) Hall Subtracto	(b) Half subtractor & Full subtractor using NAND gates,			
		IC/4131(8:1M0A).		
6 Realize	Realize			
(i) Binary to Gra	 (i) Binary to Gray code conversion & vice-versa (IC74139), (ii) BCD to Evcess-3 code conversion and vice versa 			
7 a) Realize using NAN	D Gates:			
i) Master-Slave J	i) Master-Slave IK Flin-Flon, ii) D Flin-Flon and iii) T Flin-Flon			
b) Realize the shift re	b) Realize the shift registers using IC7474/7495.			
(i) SISO (ii) SIPO	(i) SISO (ii) SIPO (iii) PISO (iv) PIPO (v) Ring counter and (vi) Johnson counter.			
8 Realize				
a) Design Mod –	N Synchron	ous Up Counter & Down Co	ounter using 7476 JK F	lip-flop
b) Mod-N Counte	r using IC74	490 / 7476	-	
c) Synchronous c	ounter usir	ng IC74192		

0	
9	Design 4-bit R – 2R Op-Amp Digital to Analog Converter
	(i) for a 4-bit binary input using toggle switches(ii) by generating digital inputs using mod-16
10	Pseudorandom sequence generator using IC7495
11	Test the precision rectifiers using opamp: i) Half wave rectifier ii) Full wave rectifier
12	Design and test Monostable and Astable Multivibrator using 555 Timer

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Design and analyze the BJT/FET amplifier and oscillator circuits.
- 2. Design and test Opamp circuits to realize the mathematical computations, DAC and precision rectifiers.
- 3. Design and test the combinational logic circuits for the given specifications.
- 4. Test the sequential logic circuits for the given functionality.
- 5. Demonstrate the basic electronic circuit experiments using SCR and 555 timer.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Fundamentals of Electronic Devices and Circuits Lab Manual, David A Bell, 5th Edition, 2009, Oxford University Press.
- 2. Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4th Edition, Pearson Education, 2018. ISBN: 978-93-325-4991-3.
- 3. Fundamentals of Logic Design, Charles H Roth Jr., Larry L Kinney, Cengage Learning, 7th Edition.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

III Semester

LD (Logic Design) Lab using Pspice / MultiSIM				
Course Code		21EC381	CIE Marks	50
Teaching Hours/Week (L: T:P: S)		0:0:2:0	SEE Marks	50
Credits	S	1	Exam Hours	03
Cours	e objectives:			
 Impart the concepts of De Morgan's Theorem, SOP, POS forms. Impart the concepts of designing and analyzing combinational logic circuits. Impart the concepts of analysis of sequential logic circuits. Analyze and design any given synchronous sequential circuits. 				
Sl.No		Experiments		
1	Implementation of De Morga	n's theorem and SOP/POS expressi	ons using Pspice/I	Multisim.
2	Implementation of Half Add Multisim.	ler, Full Adder, Half Subtractor a	nd Full Subtracto	r using Pspice/
3	Design and implementation of	of 4-bit Parallel Adder/ Subtractor	using IC 7483 and	
	BCD to Excess-3 code conver	sion and vice-versa using Pspice/M	lultisim.	
4	Design and implement of IC 7	7485 5-bit magnitude comparator ι	ising Pspice/Multi	sim.
5	To Realize Adder & Subtractor using IC 74153 (4:1 MUX) and			
	4-variable function using IC74151 (8:1MUX) using Pspice/Multisim.			
6	To realize Adder and Subtrac	tor using IC 74139/ 74155N (Dem	ux/Decoder) and	
	Binary to Gray code conversi	on & vice versa using 74139/ 7415	5N using Pspice/N	Iultisim.
7	SR, Master-Slave JK, D & T flip-flops using NAND Gates using Pspice/Multisim.			
8	Design and realize the Synchronous counters (up/down decade/binary) using Pspice/Multisim.			
9	Realize the shift registers and their modes (SISO, PISO, PIPO, SIPO) using 7474/7495 using Pspice/Multisim.			
10	Design Pseudo Random Sequence generator using 7495 using Pspice/Multisim.			
11	Design Serial Adder with Accumulator and simulate using Pspice/Multisim.			
12	12 Design using Pspice/Multisim Mod-N Counters.			
Course outcomes (Course Skill Set):				
At the end of the course the student will be able to:				
1. Demonstrate the truth table of various expressions and combinational circuits using logic gates.				
2. Design various combinational circuits such as adders, subtractors, comparators, multiplexers and code converters.				
3. (3. Construct flips-flops, counters and shift registers.			
4. I	1. Design and implement synchronous counters.			
Assessment Details (both CIE and SEE)				

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall

be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- Digital Logic Applications and Design by John M Yarbrough, Thomson Learning, 2001
- Digital Principles and Design by Donald D Givone, McGraw Hill, 2002.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

III Semester

AEC (Analog Electronic Circuits) Lab				
Course Code		21EC382	CIE Marks	50
Teaching Hours/Week (L: T:P: S)		0:0:2:0	SEE Marks	50
Credits	3	1	Exam Hours	2
Course	e objectives:			
 To provide practical exposure to the students on designing, setting up, executing and debugging various electronic circuits using simulation software. To give the knowledge and practical exposure on simple applications of analog electronic circuits. 				l debugging ronic circuits.
Sl.No	Exp	eriments using Pspice/MultiSIM	software	
1	Experiments to realize diode	clipping (single, double ended) cir	cuits.	
2	Experiments to realize diode	clamping (positive, negative) circu	its.	
3	Experiments to realize Full wave rectifier without filter (and set-up to measure the ripple factor, Vp-p, Vrms, etc.).			
4	Design and conduct an experiment on Series Voltage Regulator using Zener diode to determine line/load regulation characteristics.			
5	Realize BJT Darlington Emitter follower without bootstrapping and determine the gain, input and output impedances (other configurations of emitter follower can also be considered).			
6	6 Set-up and study the working of complementary symmetry class B push pull power amplifier (other power amplifiers can also be suitably considered) and calculate the efficiency.			
7	Design and set-up the oscillator circuits (Hartley, Colpitts, etc. using BJT/FET) and determine the frequency of oscillation.			
8	Design and set-up the crystal oscillator and determine the frequency of oscillation.			
9	Experiment to realize Input and Output characteristics of BJT Common emitter configuration and evaluation of parameters.			
10	Experiments to realize Transfer and drain characteristics of a MOSFET.			
11	Experiments to realize UJT triggering circuit for Controlled Full wave Rectifier.			
12	2 Design and simulation of Regulated power supply.			
Course outcomes (Course Skill Set):				
At the end of the course the student will be able to:				
 Understand the circuit schematic and its working. Study the characteristics of different electronic devices 				
3. I	3. Design and test simple electronic circuits as per the specifications using discrete electronic			
	components.			

- 4. Compute the parameters from the characteristics of active devices.
- 5. Familiarize with EDA software which can be used for electronic circuit simulation.
Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book.

Suggested Learning Resources:

- 1. David A Bell, "Fundamentals of Electronic Devices and Circuits Lab Manual, 5th Edition, 2009, Oxford University Press.
- 2. Muhammed H Rashid, "Introduction to PSpice using OrCAD for circuits and electronics", 3rd Edition, Prentice Hall, 2003.

III Semester

LIC (Linear Integrated Circuits) Lab using Pspice / MultiSIM				
Course	Code	21EC383	CIE Marks	50
Teaching Hours/Week (L:T:P: S)		0:0:2:0	SEE Marks	50
Credits	3	1	Exam Hours	03
Course	e objectives:			
•	To apply operational amplifi To acquire the basic knowled To use Multisim/Pspice soft	ers in linear and nonlinear applicat dge of special function ICs. ware for circuit design and simulati	ions. on	
Sl.No		Experiments using Pspice / Mult	tiSIM	
	Every experiment has to be of specified software. Results an	lesigned, circuit to be drawn / cons re also to be noted and inferred.	tructed and execu	ted in the
	Note: Standard design proce	dure to be adopted.		
1	To realize using op-amp an I	nverting Amplifier and Non-Inverti	ng Amplifier	
2	To realize using op-amps i)	Summing Amplifier ii)Difference a	nplifier	
3	To realize using op-amps an	Instrumentation Amplifier		
4	To realize using op-amps i) Differentiator ii)Integrator			
5	To realize using op-amps a Full wave Precision Rectifier			
6	To realize using op-amps			
	 Inverting and Non-Inverting Zero Crossing Detectors Positive and Negative Voltage level detectors 			
7	To realize using op-amp an I	nverting Schmitt Trigger		
8	To realize using op-amp an A	stable Multivibrator		
9	To design and implement us	ng op-amps		
	 Butterworth I & II order Low Pass Filter Butterworth I & II order High Pass Filter 			
10	To design and implement using op-amp a RC Phase Shift Oscillator			
11	To design and implement Mono-stable Multivibrator using 555 timer			
12	To design and implement 4 -	bit R-2R Digital to Analog Converte	er	
Course	Course outcomes (Course Skill Set):			
After s	tudying this course, students v	vill be able to;		
1.	Sketch/draw circuit schemat op-amps, resistors, diodes, c	tics, construct circuits, analyze and apacitors and independent sources	troubleshoot circu	iits containing
2.	Relate to the manufacturer's	data sheets of IC 555 timer and IC	µa741 op-amp.	aion Dastif
3.	Kealize and verify the operat	cion of analog integrated circuits lik generators.	e Amplifiers, Preci	sion Rectifiers,

4. Design and implement analog integrated circuits like Oscillators, Active filters, Timer circuits, Data converters and compare the experimental results with theoretical values.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

- The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.
 - Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
 - Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
 - Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
 - Weightage to be given for neatness and submission of record/write-up on time.
 - Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
 - In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
 - The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
 - The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4th Edition, Pearson Education, 2018.

III Semester

LabVIEW Programming Basics				
Course Code 21EC384 CIE Marks	50			
Teaching Hours/Week (L: T:P: S) 0:0:2:0 SEE Marks	50			
Credits 1 Exam Hours	03			
Course objectives:				
Aware of various front panel controls and indicators.				
Connect and manipulate nodes and wires in the block diagram.				
• Locate various toolbars and pull-down menus for the purpose of implementing specific fund	ctions.			
Locate and utilize the context help window.				
Familiar with LabVIEW and different applications using it.				
Run a Virtual Instrument (VI).				
Sl.No VI Programs (using LabVIEW software) to realize the following:				
1 Basic arithmetic operations: addition, subtraction, multiplication and division				
2 Boolean operations: AND, OR, XOR, NOT and NAND				
3 Sum of 'n' numbers using 'for' loop				
4 Factorial of a given number using 'for' loop	Factorial of a given number using 'for' loop			
5 Determine square of a given number	Determine square of a given number			
6 Factorial of a given number using 'while 'loop	Factorial of a given number using 'while 'loop			
7 Sorting even numbers using 'while' loop in an array	Sorting even numbers using 'while' loop in an array			
8 Finding the array maximum and array minimum				
Demonstration Experiments (For CIE)				
9 Build a Virtual Instrument that simulates a heating and cooling system. The system mus to be controlled manually or automatically.	t be able			
10 Build a Virtual Instrument that simulates a Basic Calculator (using formula node).				
11 Build a Virtual Instrument that simulates a Water Level Detector.				
12 Demonstrate how to create a basic VI which calculates the area and perimeter of a circle.				
Course outcomes (Course Skill Set):				
At the end of the course the student will be able to:				
1. Use Lab VIEW to create data acquisition, analysis and display operations				
2. Create user interfaces with charts, graph and buttons				
3. Use the programming structures and data types that exist in Lab VIEW				
4. Use various editing and debugging techniques				
Assessment Details (both CIE and SEE)				
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (S	SEE) is			

be deemed to have satisfied the academic requirements and earned the credits allotted to each course.

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Virtual Instrumentation using LABVIEW, Jovitha Jerome, PHI, 2011
- 2. Virtual Instrumentation using LABVIEW, Sanjay Gupta, Joseph John, TMH, McGraw Hill, Second Edition, 2011.

IV Semester

Maths for Communication Engineers			
Course Code	21EC41	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

IV Semester

Digital Signal Processing				
Course Code	21EC42	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50	
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100	
Credits 04 Exam Hours 03			03	

Course objectives:

- 1. **Preparation:** To prepare students with fundamental knowledge/ overview in the field of Digital Signal Processing
- 2. **Core Competence:** To equip students with a basic foundation of Signal Processing by delivering the basics of Discrete Fourier Transforms & their properties, design of filters and overview of digital signal processors

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the different concepts of Digital Signal Processing
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in a multiple representation.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes
- 10. Give Programming Assignments

Module-1

Discrete Fourier Transforms (DFT): Frequency domain sampling and Reconstruction of Discrete Time Signals, The Discrete Fourier Transform, DFT as a linear transformation, Properties of the DFT: Periodicity, Linearity and Symmetry properties, Multiplication of two DFTs and Circular Convolution **[Text 1]**

Teaching-Learning	Chalk and Talk, YouTube videos, Programming assignments
Process	RBT Level: L1, L2, L3

Module-2

Additional DFT Properties, Linear filtering methods based on the DFT: Use of DFT in Linear Filtering, Filtering of Long data Sequences. Fast-Fourier-Transform (FFT) algorithms: Efficient Computation of the DFT: Radix-2 FFT algorithms for the computation of DFT and IDFT decimation in-time [Text 1]

Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3			
Module-3				
Design of FIR Filters: Characteristics of practical frequency-selective filters, Symmetric and Anti- symmetric FIR filters, Design of Linear-phase FIR (low pass and High pass) filters using windows - Rectangular, Hamming, Hanning, Bartlett windows. Structure for FIR Systems: Direct form, Cascade form and Lattice structures [Text1]				
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3			
	Module-4			
IIR Filter Design: Infinite Analog Filters using Low Transformation and Freque (Lowpass and Highpass) Fi	e Impulse response Filter Format, Bilinear Transformation Design Method, pass prototype transformation, Normalized Butterworth Functions, Bilinear ency Warping, Bilinear Transformation Design Procedure, Digital Butterworth lter Design using BLT. Realization of IIR Filters in Direct form I and II [Text 2]			
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3			
	Module-5			
Digital Signal Processors Format, IEEE Floating p implementations in Fixed p	: DSP Architecture, DSP Hardware Units, Fixed point format, Floating point oint formats, Fixed point digital signal processors, FIR and IIR filter point systems. [Text 2]			
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3			
	PRACTICAL COMPONENT OF IPCC			
List of Programs to be im C++/Python/Java/Scilab	plemented & executed using any programming languages like / MATLAB/CC Studio (but not limited to)			
 Computation of N point DFT of a given sequence and to plot magnitude and phase spectrum. Computation of circular convolution of two given sequences and verification of commutative, distributive and associative property of convolution. Computation of linear convolution of two sequences using DFT and IDFT. Computation of circular convolution of two given sequences using DFT and IDFT Verification of Linearity property, circular time shift property & circular frequency shift property of DFT. Verification of Parseval's theorem Design and implementation of IIR (Butterworth) low pass filter to meet given specifications. Design and implementation of low pass FIR filter to meet given specifications. Design and implementation of high pass FIR filter to meet given specifications. Design and implementation of two given sequences using DSK 6713 simulator To compute linear convolution of two given sequences using DSK 6713 simulator 				
Course outcomes (Course Skill Set)				
 Determine response of LTI systems using time domain and DFT techniques Compute DFT of real and complex discrete time signals Compute DFT using FFT algorithms Design FIR and IIR Digital Filters Design of Digital Filters using DSP processor 				

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of 20 Marks (duration 01 hour)

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Programming assignment at the end of 9th week of the semester, which can be implemented using programming languages like C++/Python/Java/Scilab

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (duration 03 hours) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50.

Suggested Learning Resources:

Text Books:

- 1. Proakis & Manolakis, "Digital Signal Processing Principles Algorithms & Applications", 4th Edition, Pearson education, New Delhi, 2007. ISBN: 81-317-1000-9.
- 2. Li Tan, Jean Jiang, "Digital Signal processing Fundamentals and Applications", Academic Press, 2013, ISBN: 978-0-12-415893.

Reference Books:

- 1. Sanjit K Mitra, "Digital Signal Processing, A Computer Based Approach", 4th Edition, McGraw Hill Education, 2013,
- 2. Oppenheim & Schaffer, "Discrete Time Signal Processing", PHI, 2003.
- 3. D Ganesh Rao and Vineeth P Gejji, "Digital Signal Processing" Cengage India Private Limited, 2017, ISBN: 9386858231

Web links and Video Lectures (e-Resources):

By Prof. S. C. Dutta Roy, IIT Delhi

https://nptel.ac.in/courses/117102060

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

IV Semester

Circuits & Controls				
Course Code 21EC43 CIE Marks50				
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50	
Total Hours of Pedagogy	40 hours Theory + 12 Lab slots	Total Marks	100	
Credits	04	Exam Hours	03	

Course objectives: This course will enable students to:

- 1. Apply mesh and nodal techniques to solve an electrical network.
- 2. Solve different problems related to Electrical circuits using Network Theorems and Two port network.
- 3. Familiarize with the use of Laplace transforms to solve network problems.
- 4. Understand basics of control systems and design mathematical models using block diagram reduction, SFG, etc.
- 5. Understand Time domain and Frequency domain analysis.
- 6. Familiarize with the State Space Model of the system.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.
- Encourage collaborative (Group) Learning in the class .
- Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- Topics will be introduced in a multiple representation.
- Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.
- Give Programming Assignments.

	Module-1			
Basic concepts and network theorems Types of Sources, Loop analysis, Nodal analysis with independent DC and AC Excitations. (Textbook 1: 2.3, 4.1, 4.2, 4.3, 4.4, 10.6) Super position theorem, Thevenin's theorem, Norton's Theorem, Maximum Power transfer Theorem. (Textbook 2: 9.2, 9.4, 9.5, 9.7)				
Teaching-Learning ProcessChalk and Talk, YouTube videos, Demonstrate the concepts using circuits RBT Level: L1, L2, L3				

Module-2			
Two port networks : Short- circuit Admittance parameters, Open- circuit Impedance parameters, Transmission parameters, Hybrid parameters (Textbook 3: 11.1, 11.2, 11.3, 11.4, 11.5)			
Laplace transform a transform, Initial valu	and its e and fi	Applications : Step Ramp, Impulse, Solution of networks using Laplace nal value theorem (Textbook 3: 7.1, 7.2, 7.4, 7.7, 8.4)	
Teaching-Learning	Chalk	and Talk	
Process	RBT L	.evel: L1, L2, L3	
		Module-3	
Basic Concepts and r Types of control syst electrical systems), In (Textbook 4: Chapter	tems, ef troduct 1.1, 2.2	entation: ffect of feedback systems, differential equation of physical systems (only ion to block diagrams, transfer functions, Signal Flow Graphs , 2.4, 2.5, 2.6)	
Teaching-Learning		Chalk and Talk, YouTube videos	
Process		RBT Level: L1, L2, L3	
		Module-4	
Time Response analysis : Time response of first order systems. Time response of second order systems, time response specifications of second order systems (Textbook 4: Chapter 5.3, 5.4) Stability Analysis: Concepts of stability necessary condition for stability, Routh stability criterion, relative stability Analysis (Textbook 4: Chapter 5.3, 5.4, 6.1, 6.2, 6.4, 6.5)			
Teaching-Learning		Chalk and Talk, Any software tool to show time response	
Process		RBT Level: L1, L2, L3	
		Module-5	
Root locus: Introduct	ion the	root locus concepts, construction of root loci (Textbook 4: 7.1, 7.2, 7.3)	
Frequency Domain analysis and stability : Correlation between time and frequency response and Bode plots (Textbook 4: 8.1, 8.2, 8.4)			
State Variable Analysis: Introduction to state variable analysis: Concepts of state, state variable and state models. State model for Linear continuous –Time systems, solution of state equations.			
(Textbook 4: 12.2, 12.3, 12.6)			
Teaching-Learning		Chalk and Talk, Any software tool to plot Root locus, Bode plot	
Process		RBT Level: L1, L2, L3	
		PRACTICAL COMPONENT OF IPCC	
Using suitable hardware and simulation software, demonstrate the operation of the following circuits:			

Using s	Using suitable naroware and simulation software, demonstrate the operation of the following circuits:			
Sl.No	Experiments			
1	Verification of Superposition theorem			
2	Verification of Thevenin's theorem			
3	Speed torque characteristics of i)AC Servomotor ii) DC Servomotors			
4	Determination of time response specification of a second order Under damped System, for different damping factors.			
5	Determination of frequency response of a second order System			
6	Determination of frequency response of a lead lag compensator			
7	Using Suitable simulation package study of speed control of DC motor using i) Armature control ii) Field control			

8	Using suitable simulation package, draw Root locus & Bode plot of the given transfer function.		
	Demonstration Experiments (For CIE only, not for SEE)		
9	Using suitable simulation package, obtain the time response from state model of a system.		
10	Implementation of PI, PD Controllers.		
11	Implement a PID Controller and hence realize an Error Detector.		
12	Demonstrate the effect of PI, PD and PID controller on the system response.		

Course Outcomes

At the end of the course the student will be able to:

- 1. Analyse and solve Electric circuit, by applying, loop analysis, Nodal analysis and by applying network Theorems.
- 2. Evaluate two port parameters of a network and Apply Laplace transforms to solve electric networks.
- 3. Deduce transfer function of a given physical system, from differential equation representation or Block Diagram representation and SFG representation.
- 4. Calculate time response specifications and analyse the stability of the system.
- 5. Draw and analyse the effect of gain on system behaviour using root loci.
- 6. Perform frequency response Analysis and find the stability of the system.
- 7. Represent State model of the system and find the time response of the system.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of 20 Marks (duration 01 hour)

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Second assignment at the end of 9th week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (duration 03 hours) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and

scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

• The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 shall be reduced proportionally to 50.

Suggested Learning Resources:

Text Books

- 1. Engineering circuit analysis, William H Hayt, Jr, Jack E Kemmerly, Steven M Durbin, Mc Graw Hill Education, Indian Edition 8e.
- 2. Networks and Systems, D Roy Choudhury, New age international Publishers, second edition.
- 3. Network Analysis, M E Van Valkenburg, Pearson, 3e.

4. Control Systems Engineering, I J Nagrath, M. Gopal, New age international Publishers, Fifth edition.

Web links and Video Lectures (e-Resources):

- https://nptel.ac.in/courses/108106098
- <u>https://nptel.ac.in/courses/108102042</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

IV Semester

Communication Theory				
Course Code	21EC44	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives: This course will enable students to

- Understand and analyse concepts of Analog Modulation schemes viz; AM, FM., Low pass sampling and Quantization as a random process.
- Understand and analyse concepts digitization of signals viz; sampling, quantizing and encoding.
- Evolve the concept of SNR in the presence of channel induced noise and study Demodulation of analog modulated signals.
- Evolve the concept of quantization noise for sampled and encoded signals and study the concepts of reconstruction from these samples at a receiver.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain evolution of communication technologies.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

AMPLITUDE MODULATION: Introduction, Amplitude Modulation: Time & Frequency Domain description, Switching modulator, Envelop detector.

DOUBLE SIDE BAND-SUPPRESSED CARRIER MODULATION: Time and Frequency Domain description, Ring modulator, Coherent detection, Costas Receiver, Quadrature Carrier Multiplexing.

SINGLE SIDE-BAND AND VESTIGIAL SIDEBAND METHODS OF MODULATION: SSB Modulation, VSB Modulation, Frequency Translation, Frequency Division Multiplexing, Theme Example: VSB Transmission of Analog and Digital Television.

[Text1: 3.1 to 3.8]

Teaching-	Chalk and talk method, Power Point Presentation.		
Learning	Self-study topics: Properties of the Fourier Transform, Dirac Delta Function.		
Process	RBT Level: L1, L2, L3		
Module-2			
ANGLE MODULATION: Basic definitions, Frequency Modulation: Narrow Band FM, Wide Band FM,			

Transmission bandwidth of FM Signals, Generation of FM Signals, Demodulation of FM Signals, FM Stereo Multiplexing, Phase–Locked Loop: Nonlinear model of PLL, Linear model of PLL, Nonlinear Effects in FM

Systems. The S	Superheterodyne Receiver [Text1: 4.1 to 4.6]		
Teaching-	Teaching- Chalk and talk method, Power Point Presentation, YouTube videos.		
Learning	Learning Self-study topics: FM Broadcasting System [Ref1]		
Process	RBT Level: L1, L2, L3		
	Module-3		
NOISE: Shot I	Noise, Thermal noise, White Noise, Noise Equivalent Bandwidth.		
NOISE IN ANA	LOG MODULATION: Introduction, Receiver Model, Noise in DSB-SC receivers. Noise in AM		
receivers, Thr	eshold effect, Noise in FM receivers, Capture effect, FM threshold effect, FM threshold		
reduction, Pre	emphasis and De-emphasis in FM (Text1: 5.10, 6.1 to 6.6)		
Teaching-	Chalk and talk method, Power Point Presentation, YouTube videos.		
Learning	Self-study topics: Mean, Correlation and Covariance functions of Random Processes		
Process	RBT Level: L1, L2, L3		
	Module-4		
SAMPLING AN	ND QUANTIZATION: Introduction, Why Digitize Analog Sources? The Low pass Sampling		
process Pulse	Amplitude Modulation. Time Division Multiplexing, Pulse-Position Modulation, Generation		
of PPM Waves	, Detection of PPM Waves. (Text1: 7.1 to 7.7)		
Teaching-	Chalk and talk method, Power Point Presentation, YouTube videos.		
Learning	Self-study topics: T1 carrier systems [Ref1]		
Process	RBT Level: L1, L2, L3		
	Module-5		
Pulse–Code I Multiplexing; (Text1:7.11) a	Modulation: Sampling, Quantization, Encoding, Regeneration, Decoding, Filtering, Delta Modulation (Text1: 7.8 to 7.10), Application examples - (a) Video + MPEG nd (b) Vocoders (refer Section 6.8 of Reference Book 1)		
Teaching-	Chalk and talk method, Power Point Presentation, YouTube videos.		
Learning	Self-study topics: Digital Multiplexing. [Ref1]		
Process	RBT Level: L1, L2, L3		
Course Outco	mes (Course Skill Set)		
At the end of th	ne course the student will be able to:		
1. Understa	and the amplitude and frequency modulation techniques and perform time and frequency		
2 Identify	the schemes for amplitude and frequency modulation and demodulation of analog signals		
and com	nare the performance		
3. Characte	rize the influence of channel noise on analog modulated signals.		
4. Understa	and the characteristics of pulse amplitude modulation, pulse position modulation and pulse		
code mo	dulation systems.		
5. Illustrati	on of digital formatting representations used for Multiplexers, Vocoders and Video		
transmis	ssion.		
Assessment D	etails (both CIE and SEE)		
The weightage	of Continuous Internal Evaluation (CIE) is 50% and for Semester End Evam (SEE) is 50%		
The minimum shall be deem subject/ cours examination (S	passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student ed to have satisfied the academic requirements and earned the credits allotted to each se if the student secures not less than 35% (18 Marks out of 50) in the semester-end SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous		

Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15^{th} week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9^{th} week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks** (duration 01 hours)

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

 Simon Haykins & Moher, Communication Systems, 5th Edition, John Wiley, India Pvt. Ltd, 2010, ISBN 978 - 81 - 265 - 2151 - 7.

Reference Books

- 1. B P Lathi and Zhi Ding, Modern Digital and Analog Communication Systems, Oxford University Press., 4th edition, 2010, ISBN: 97801980738002.
- 2. Simon Haykins, An Introduction to Analog and Digital Communication, John Wiley India Pvt. Ltd., 2008, ISBN 978-81-265-3653-5.
- 3. H Taub & D L Schilling, Principles of Communication Systems, TMH, 2011.

IV Semester

Communication Laboratory I				
Course	rse Code 21ECL46 CIE Marks 50			
Teachi	ng Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50
Credits	5	1	Exam Hours	3
Course	e objectives:		•	
This la	boratory course enables stude	ents to		
• 1	Model an analog communication	on system signal transmission and	reception.	1
	Realize the electronic circuits t	o perform analog and pulse modul	lations and demodu	llations.
	Inderstand the process of PCN	and delta modulations	III Delore and alter	sampning.
• [Jnderstand the PLL operation.			
Sl.No.	^	Experiments		
1	Design of active second orde	r Butterworth low pass and high p	ass filters.	
2	Amplitude Modulation and	Demodulation of		
	(a) Standard AM and (b) DSBSC (LM741 and LF398 ICs can be used)			
3	Frequency modulation and demodulation			
4	Design and test Time Division Multiplexing and Demultiplexing of two bandlimited signals.			
5	Design and test			
	i) Pulse sampling, flat top sampling and reconstruction.			
	ii)Pulse amplitude modulation and demodulation.			
6	Design and test BJT/FET Mix	zer		
7	Pulse Code Modulation and o	lemodulation		
8	Phase locked loop Synthesis			
9	Illustration of			
	(a) AM modulation and d	emodulation and display the signa	l and its spectrum.	
	(b) DSB-SC modulation a	nd demodulation and display the s	ignal and its spectr	um.
	(Use MATLAB/SCILAB)			
10	Illustration of FM modulation MATLAB/SCILAB)	on and demodulation and display	the signal and its	spectrum. (Use
11	Illustrate the process of sam its spectrums of both analog	pling and reconstruction of low pa and sampled signals. (Use MATLA	ss signals. Display B/SCILAB).	the signals and
12	Illustration of Delta Modulat (Use MATLAB/SCILAB)	ion and the effects of step size sele	ction in the design	of DM encoder.

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Demonstrate the AM and FM modulation and demodulation by representing the signals in time and frequency domain.
- 2. Design and test the sampling, Multiplexing and PAM with relevant circuits.
- 3. Demonstrate the basic circuitry and operations used in AM and FM receivers.
- 4. Illustrate the operation of PCM and delta modulations for different input conditions.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by

examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Louis E Frenzel, Principles of Electronic Communication Systems, McGraw Hill Education (India) Private Limited, 2016.
- 2. B P Lathi, Zhi Ding, Modern Digital and Analog Communication Systems, Oxford University Press, 2015.

IV Semester

Embedded C Basics				
Course	Course Code 21EC481 CIE Marks50			
Teachi	ng Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	S	1	Exam Hours	3
Course	e objectives:			
•	Understand the basic progra	mming of Microprocessor and micr	rocontroller.	
•	To develop the microcontrol	ler-based programs for various app	plications.	
Sl.No		Experiments		
	Conduct the following experi 8051 microcontroller can be	ments by writing C Program using chosen as the target).	Keil microvision s	imulator (any
1	Write a 8051 C program to m	ultiply two 16 bit binary numbers		
2	Write a 8051 C program to fi	nd the sum of first 10 integer numl	pers.	
3	Write a 8051 C program to find factorial of a given number.			
4	Write a 8051 C program to add an array of 16 bit numbers and store the 32 bit result in internal RAM			
5	Write a 8051 C program to find the square of a number (1 to 10) using look-up table.			
6	Write a 8051 C program to find the largest/smallest number in an array of 32 numbers			
7	Write a 8051 C program to a	rrange a series of 32 bit numbers in	n ascending/desce	nding order
8	Write a 8051 C program to co locations.	ount the number of ones and zeros	in two consecutive	e memory
9	Write a 8051 C program to so	can a series of 32 bit numbers to fin	nd how many are n	egative.
10	Write a 8051 C program to d an LCD display).	splay "Hello World" message (eith	er in simulation m	ode or interface
11	Write a 8051 C program to co on ports P0, P1 and P2 (port	onvert the hexadecimal data 0xCFh window in simulator).	to decimal and dis	splay the digits
Course	Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:				
1. Wi	rite C programs in 8051 for s structions of 8051 C.	olving simple problems that man	ipulate input data	using different
2. De dif	2. Develop testing and experimental procedures on 8051 Microcontroller, analyze their operation under different cases.			operation under
3. De	3. Develop programs for 8051 Microcontroller to implement real world problems.			

4. Design and Develop Mini projects

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.

Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).

Weightage to be given for neatness and submission of record/write-up on time.

Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.

In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.

The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book

The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

"The 8051 Microcontroller: Hardware, Software and Applications", V Udayashankara and M S Mallikarjuna Swamy, McGraw Hill Education, 1st edition, 2017.

IV Semester

C++ Basics				
Course Code 21EC482 CIE Marks50				50
Teachi	ng Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	5	1	Exam Hours	03
 Course objectives: Understand object-oriented programming concepts, and apply them in solving problems. To create, debug and run simple C++ programs. Introduce the concepts of functions, friend functions, inheritance, polymorphism and function overloading. 			ms. function	
Sl.No		Experiments		
1	Write a C++ program to fin functions MAX & Min. Write a C++ program to cal	d largest, smallest & second larg	est of three numb	ers using inline
_	and sphere using function ov	erloading concept.	incerte shapes int	e eube, eyimaei
3	Define a STUDENT class with USN, Name & Marks in 3 tests of a subject. Declare an array of 10 STUDENT objects. Using appropriate functions, find the average of the two better marks for each student. Print the USN, Name & the average marks of all the students.			
4	4 Write a C++ program to create class called MATRIX using two-dimensional array of integers, by overloading the operator == which checks the compatibility of two matrices to be added and subtracted. Perform the addition and subtraction by overloading + and – operators respectively. Display the results by overloading the operator <<. If (m1 == m2) then m3 = m1 + m2 and m4 = m1 - m2 else display error			
5	5 Demonstrate simple inheritance concept by creating a base class FATHER with data members: <i>First Name, Surname, DOB & bank Balance</i> and creating a derived class SON, which inherits: Surname & Bank Balance feature from base class but provides its own feature: First Name & DOB. Create & initialize F1 & S1 objects with appropriate constructors & display the FATHER & SON details			data members: which inherits: st Name & DOB. FATHER & SON
6	Write a C++ program to def Calculate & display total inco	ine class name FATHER & SON th me of a family using Friend function	at holds the incon n.	ne respectively.
7	Write a C++ program to acce method & display the name for calculating the average m	ept the student detail such as name & average of marks using display(arks using the method mark_avg().	e & 3 different mar) method. Define a	ks by get_data() friend function
8	Write a C++ program to expla which has virtual function a have area to calculate & retur	ain virtual function (Polymorphism reas two classes rectangle & trian n the area of rectangle & triangle r	n) by creating a bas gle derived from p espectively.	e class polygon polygon & they
9	 9 Design, develop and execute a program in C++ based on the following requirements: An EMPLOYEE class containing data members & members functions: i) Data members: employee number (an integer), Employee_ Name (a string of characters), Basic_ Salary (in integer), All_ Allowances (an integer), Net_Salary (an integer). (ii) Member functions: To read the data of an employee, to calculate Net_Salary & to print the values of all the data members. (All_Allowances = 123% of Basic, Income Tax (IT) = 30% of gross salary (=basic_Salary_All_Allowances_IT). 10 Write a C++ program with different class related through multiple inheritance & demonstrate the 			
11	Write a C++ program to crea	ate three objects for a class named	d count object with	n data members

	such as roll_no & Name. Create a members function set_data () for setting the data values &
	display () member function to display which object has invoked it using "this" pointer.
12	Write a C++ program to implement exception handling with minimum 5 exceptions classes
	including two built in exceptions.

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- 1. Write C++ program to solve simple and complex problems
- 2. Apply and implement major object-oriented concepts like message passing, function overloading, operator overloading and inheritance to solve real-world problems.
- 3. Use major C++ features such as Templates for data type independent designs and File I/O to deal with large data set.

4. Analyze, design and develop solutions to real-world problems applying OOP concepts of C++

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and

result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Object oriented programming in TURBO C++, Robert Lafore, Galgotia Publications, 2002
- 2. The Complete Reference C++, Herbert Schildt, 4th Edition, Tata McGraw Hill, 2003.
- 3. Object Oriented Programming with C++, E Balaguruswamy, 4th Edition, Tata McGraw Hill, 2006.

IV Semester

Octave / Scilab for Signals				
Course Code		21EC483	CIE Marks	50
Teachi	ng Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	;	1	Exam Hours	03
Course	e objectives:			
1.	Preparation : To prepare stu	idents with fundamental knowledg	e/ overview in the	e field of signals
2.	 Core Competence: To equip students with a basic foundation in electronic engineering and mathematics fundamentals required for comprehending the operation and application of signal 			
3.	Professionalism & Learnin	g Environment : To inculcate in st	udents an ethical a	nd professional
	attitude by providing an aca ability to relate engineering successful professional caree	demic environment inclusive of eff issues to a broader social context, a er.	ective communica and life-long learni	tion, teamwork, ing needed for a
Sl.No		Experiments		
1	Verify the Sampling theorem			
2	Determine linear convolution, Circular convolution and Correlation of two given sequences. Verify the result using theoretical computations.			
3	Determine the linear convolution of two given point sequences using FFT algorithm. Verify the result using theoretical computations.			
4	Determine the correlation using FFT algorithm. Verify the result using theoretical computations.			
5	Determine the spectrum of the given sequence using FFT. Verify the result using theoretical computations.			
6	Design and test FIR filter window) for the given order	using Windowing method (Ham and cut-off frequency.	ming, Hanning a	nd Rectangular
7	Design and test IIR Butterwo	rth 1^{st} and 2^{nd} order low & high pas	ss filter.	
8	Design and test IIR Chebyshe	v 1 st and 2 nd order low & high pass	filter.	
9	Generation of an AM – Su frequency domain plots.	ppressed Carrier Wave & visual	ization of the tin	ne domain and
10	Generation and visualization	of standard test signals (both conti	inuous and discret	e time).
11	Generation and visualization	of audio signal (pre-recorded) and	generation of ech	0.
12	Generation and visualization	of the STFT of a chirp (and other re	elated) signal.	
Course At the e	 Course outcomes (Course Skill Set): At the end of the course the student will be able to: Demonstrate the DSP concepts on signal generation and sampling using Scilab/Octave Design and verify the computation of discrete signals using Scilab/Octave. 			

- Demonstrate and verify the application of FFT/DFT algorithm for a given signal using Scilab/Octave.
- Design and demonstrate programs to evaluate different types of low and high pass FIR filters using Scilab/Octave.
- Design, demonstrate and visualize different real world signals using Scilab/Octave programs.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.

Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).

Weightage to be given for neatness and submission of record/write-up on time.

Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8^{th} week of the semester and the second test shall be conducted after the 14^{th} week of the semester.

In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.

The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book

The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

Digital Signal Processing Using MATLAB, John G Proakis and Vinay K Ingle, Cengage Learning, 2011

IV Semester

DAQ using LabVIEW					
Course	Course Code 21EC484 CIE Marks 50				
Teachi	ing Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50	
Credit	S	1	Exam Hours	03	
Cours	e objectives:			•	
•	Process the knowledge of loc	op constructs.			
•	Fundamentals of graphical programming and use LabVIEW modules				
•	Implement 'Timing' function	S.			
•	Input algebraic formulas via	'Formula Nodes' and 'Expression	Nodes'.		
Sl.No		Experiments			
1	Data acquisition using LabVI	EW for temperature measureme	nt with thermocoupl	e.	
2	Data acquisition using LabVI	EW for temperature measureme	nt with AD590.		
3	Data acquisition using LabVI	EW for temperature measureme	nt with RTD.		
4	Data acquisition using LabVI	EW for temperature measureme	nt with Thermistor.		
5	Creation of a CRO using LabVIEW and measurement of frequency and amplitude from external source.				
6	Create function generator using LabVIEW and display the amplitude and frequency on CRO (externally connected)				
7	Demonstrate amplitude modulation considering modulating and carrier wave from external source.				
8	Interface LEDs to DAQ outpu	t and implement counter.			
9	Data acquisition using LabVI	EW for load / strain measureme	nt using suitable tran	sducers.	
10	Demonstrate binary to grey of	code converter (& vice versa) usi	ng DAQ card.		
11	Data acquisition using LabVI	EW for distance/humidity measu	rement using suitab	le transducers.	
12	Reading audio input with Mi	crophones and output using DAQ	card.		
Cours	e outcomes (Course Skill Set):			
At the	end of the course the student w	vill be able to:			
1. Bu	uild temperature indicating ins	truments using LabVIEW (NI DA	Q)		
2. Interface peripheral devices/instruments to LabVIEW					
3. Build LabVIEW modules to sense and process audio inputs					
т. прру родалининд за истатез, иата турез, ани тне анагузгу ани укрнатр осезунке argor tuning in LabVIEW					
5. De	ebug and troubleshoot applicat	ions			
Assess	sment Details (both CIE and S	SEE)			
The w	eightage of Continuous Intern	al Evaluation (CIE) is 50% and	for Semester End H	Exam (SEE) is	
50%. 1	50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall				

be deemed to have satisfied the academic requirements and earned the credits allotted to each course.

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Virtual Instrumentation using LABVIEW, Jovitha Jerome, PHI, 2011
- 2. Virtual Instrumentation using LABVIEW, Sanjay Gupta, Joseph John, TMH, McGraw Hill, Second Edition, 2011.

V Semester

Digital Communication			
Course Code	21EC51	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Understand the concept of signal processing of digital data and signal conversion to symbols at the transmitter and receiver.
- Compute performance metrics and parameters for symbol processing and recovery in ideal and corrupted channel conditions.
- Understand the principles of spread spectrum communications.
- Understand the basic principles of information theory and various source coding techniques.
- Build a comprehensive knowledge about various Source and Channel Coding techniques.
- Discuss the different types of errors and error detection and controlling codes used in the communication channel.
- Understand the concepts of convolution codes and analyze the code words using time domain and transform domain approach.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Arrange visits to nearby PSUs such as BHEL, BEL, ISRO, etc., and small-scale communication industries.
- 3. Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.
- 4. Encourage collaborative (Group) Learning in the class
- 5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.
- 7. Topics will be introduced in multiple representations.
- 8. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 9. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Digital Modulation Techniques: Phase shift Keying techniques using coherent detection: generation, detection and error probabilities of BPSK and QPSK, M–ary PSK, M–ary QAM. Frequency shift keying techniques using Coherent detection: BFSK generation, detection and error probability. Non coherent orthogonal modulation techniques: BFSK, DPSK Symbol representation, Block diagrams treatment of Transmitter and Receiver, Probability of error (without derivation of probability of error equation).

Teaching-	Chalk and talk method, Simulation of modulation techniques, Power Point Presentation,
Learning	YouTube videos Animation of BPSK, QPSK, BFSK and DPSK.
Process	Problems on Generation and detection of DPSK, QPSK.
1100000	Self-study topic: Minimum shift keying and Non-coherent BFSK
	RBT Level: L1, L2, L3

Module-2					
Signalling Communication through Band Limited AWGN Channels:					
Signalling over AWGN Channels- Introduction, Geometric representation of signals, Gram- Schmidt					
Orthogonaliz	Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel				
(without sta	atistical characterization), Optimum receivers using coherent detection: ML Decoding,				
Correlation r	eceiver, matched filter receiver.				
Signal desig	gn for Band limited Channels: Design of band limited signals for zero ISI-The Nyquist				
Criterion (st	atement only), Design of band limited signals with controlled ISI-Partial Response signals,				
Probability o	of error for detection of Digital PAM: Symbol-by-Symbol detection of data with controlled ISI.				
Teaching-	Chalk & talk method, PowerPoint Presentation, YouTube videos				
Learning	RBT Level: L1, L2, L3				
Process	Madula 2				
	Module-3				
Principles o Digital Comr narrowband Spectrum Sig 95.	of Spread Spectrum : Spread Spectrum Communication Systems: Model of a Spread Spectrum nunication System, Direct Sequence Spread Spectrum Systems, Effect of De-spreading on a Interference, Probability of error (statement only), Some applications of DS Spread gnals, Generation of PN Sequences, Frequency Hopped Spread Spectrum, CDMA based on IS-				
Teaching- Learning Process	Chalk & talk method, Seminar about security issues in communication systems RBT Level: L1, L2, L3				
	Module-4				
Introductio	n to Information Theory: Measure of information. Average information content of symbols				
in long indep	pendent sequences.				
Source Coding: Encoding of the Source Output, Shannon's Encoding Algorithm, Shannon-Fano Encoding Algorithm, Huffman coding.					
Error Contr Types of Erro	col Coding: Introduction, Examples of Error control coding, methods of Controlling Errors, ors, types of Codes.				
Teaching- Learning Process	Chalk and talk method, Problems on source coding, error control codes RBT Level: L1, L2, L3				
	Module-5				
Linear Block Codes: Matrix description of Linear Block Codes, Error Detection & Correction capabilities of Linear Block Codes, Single error correction Hamming code, Table lookup Decoding using Standard Array. Convolution codes: Convolution Encoder, Time domain approach, Transform domain approach, Code					
Teaching.	Chalk and talk method Animation of convolution encoders				
Learning Process	RBT Level: L1, L2, L3				
Course outc	omes (Course Skill Set)				
At the end of	the course the student will be able to:				
1. Analvz	e different digital modulation techniques and choose the appropriate modulation technique				
for the	given specifications.				
2. Test ar	nd validate symbol processing and performance parameters at the receiver under ideal and				
corrupted bandlimited channels.					
 Differe commu 	ntiate various spread spectrum schemes and compute the performance parameters of unication system.				
4. Apply t	the fundamentals of information theory and perform source coding for given message				
5. Apply a	different encoding and decoding techniques with error Detection and Correction.				
Assessment Details (both CIE and SEE)					

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5^{th} week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
- 2. John G Proakis and Masoud Salehi, "Fundamentals of Communication Systems", 2014 Edition, Pearson Education, ISBN 978-8-131-70573-5.
- 3. K Sam Shanmugam, "Digital and analog communication systems", John Wiley India Pvt. Ltd, 1996.
- 4. Hari Bhat, Ganesh Rao, "Information Theory and Coding", Cengage, 2017.
- 5. Todd K Moon, "Error Correction Coding", Wiley Std. Edition, 2006.

Reference Books:

- 1. Bernard Sklar, "Digital Communications Fundamentals and Applications", Second Edition, Pearson Education, 2016, ISBN: 9780134724058.
- 2. K Sam Shanmugam, "Digital and analog communication systems", John Wiley India Pvt. Ltd, 1996.

Web links and Video Lectures (e-Resources)

• https://nptel.ac.in/courses/108102096

V Semester

Computer Communication Networks					
Course Code	21EC53	CIE Marks	50		
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50		
Total Hours of Pedagogy	40	Total Marks	100		
Credits	3	Exam Hours	3		

Course objectives: This course will enable students to:

- 1. Understand the layering architecture of OSI reference model and TCP/IP protocol suite.
- 2. Understand the protocols associated with each layer.
- 3. Learn the different networking architectures and their representations.
- 4. Learn the functions and services associated with each layer.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L): the traditional lecture method, or a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various concepts in networking.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking .
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it.
- 6. Demonstrate implementation of various protocols to help better understand the functioning of various concepts in networking.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Introduction: Data communication: Components, Data representation, Data flow, Networks: Network criteria, Physical Structures, Network types: LAN, WAN, Switching, The Internet. (1.1,1.2, 1.3 (1.3.1to 1.3.4 of Text).

Network Models: TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP. (2.2, 2.3 of Text)

Data-Link Layer: Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP (9.1, 9.2 (9.2.1, 9.2.2))

Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of OSI and
Learning	TCP-IP protocol suites, Example of ARP and RARP.
Process	Self-Study: Internet standards and administration,
1100055	RBT Level: L1, L2, L3

Module-2

Data Link Control (DLC) services: Framing, Flow and Error Control. (11.1 of Text)

Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. (12.1 of Text).

Connecting Devices: Hubs, Switches, Virtual LANs: Membership, Configuration, Communication between Switches, Advantages. (17.1,17.2 of text)

Wired and Wireless LANs: Ethernet Protocol, Standard Ethernet. (13.1, 13.2 (13.2.1 to 13.2.5 of Text)

Introduction	n to wireless LAN: Architectural Comparison, Characteristics, Access Control. (15.1 of Text)	
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animations showing Framing, CSMA, Connecting devices, Problems on ALOHA, CSMA, Framing and Standard ethernet. Self-Study: Fast Ethernet, Gigabit ethernet & IEEE802.11 wireless LANs BRT Level: L1 L2 L3	
	Module-3	
Network La services, Pa Space, Class 18.1.3), 18.2 Network La of IPv4 Data Unicast Rou vector routi	ayer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other cket Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address ful Addressing, Classless Addressing, DHCP, Network Address Resolution (18.1(excluding 2, 18.4 of Text) ayer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security grams. (19.1of Text), IPv6 addressing and Protocol (22.1 and 22.2). ating: Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path ng. (20.1, 20.2 of Text)	
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of DHCP, routing protocols, Numericals on Addressing, Self-Study : Network Layer performance, RIP, OSPF RBT Level: L1, L2, L3	
	Module-4	
Transport Layer : Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-BackN Protocol, Selective repeat protocol, Piggybacking (23.1, 23.2.1, 23.2.2, 23.2.3, 23.2.4, 23.2.5 of Text)		
Transport-L UDP Applica Connection, 24.3.1, 24.3.2 *Note: Exclu	ayer Protocols in the Internet : User Datagram Protocol: User Datagram, UDP Services, tions, Transmission Control L1, L2, L3 Protocol: TCP Services, TCP Features, Segment, State Transition diagram, Windows in TCP, Error control, TCP congestion control. (24.2, 2, 24.3.3, 24.3.4, 24.3.6, 24.3.8, 24.3.9 of Text) de FSMs for CIE and SEE	
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation/Implementation of Flow control protocols and TCP using simulators, Self-Study: Flow Control in TCP RBT Level: L1, L2, L3	
	Module-5	
Application Layer : Introduction: providing services, Application- layer paradigms, Standard Client – Server Protocols: Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS. (25.1, 26.1.2, 26.2, 26.3, 26.6 of Text) Quality of Service (30.1, 30.2.) Network Security (31.1)		
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation/Implementation of HTTP, FTP, DNS using network simulators, Self Study: WWW, TELNET RBT Level: L1, L2, L3	
Course outc	omes (Course Skill Set)	
At the end of	the course the student will be able to:	
 Underst Identify Distingu Discuss 	and the concepts of networking thoroughly. the protocols and services of different layers. lish the basic network configurations and standards associated with each network. and analyse the various applications that can be implemented on networks.	
Assessment	Details (both CIE and SEE)	
The weightag The minimur shall be deer subject/ cou	ge of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. In passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student ned to have satisfied the academic requirements and earned the credits allotted to each rse if the student secures not less than 35% (18 Marks out of 50) in the semester-end	
examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9^{th} week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books:

Forouzan, "Data Communications and Networking", 5th Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.

Reference Books:

- 1. James J Kurose, Keith W Ross, "Computer Networks", Pearson Education.
- 2. Wayne Tomasi, "Introduction to Data Communication and Networking", Pearson India, 1st edition.
- 3. Andrew Tannenbaum, "Computer Networks", Prentice Hall.
- 4. William Stallings, "Data and Computer Communications", Prentice Hall.

Web links and Video Lectures (e-Resources)

- https://nptel.ac.in/courses/106105183.
- TCP/IP Tutorial and Technical Overview, (IBM Redbook) Download From http://www.redbooks.ibm.com/abstracts/gg243376.html
- TCP/IP Guide, Charles M Kozierok, Available Online http://www.tcpipguide.com/
- Request for Comments (RFC) IETF http://www.ietf.org/rfc.html
- https://cosmolearning.org/courses/computer-networks-524/video-lectures/
- https://www.eecis.udel.edu/~bohacek/videoLectures/ComputerNetworking/ComputerNetworkin g_v2.html

Activity Based Learning (Suggested Activities in Class) / Practical Based learning

- Implementation of simple networks and various networking protocols and algorithms using simulators like NCTUns / CISCO packet tracer and measurement of various parameters using WireShark
- Implementation of simple networks and various networking protocols and algorithms in C/C++/Python

V Semester

		Communication Lab II			
Course	Course Code 21ECL55 CIE Marks 50				
Teachi	ng Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50	
Credits	5	1	Exam Hours	3	
Course	e objectives:		L		
This la	boratory course enables stude	ents to			
• I	Design and demonstrate comm	unication circuits for differen	t digital modulation tecl	hniques.	
	l o simulate Source coding Algo	orithms using C/C++/ MAILA	B COOR. +/ MATLAB code		
• 5	Simulate the networking conce	pts and protocols using C/C+	+/ Network simulation t	ool.	
• (Inderstand entropies and mut	ual information of different co	ommunication channels.		
Sl.No.		Experiments			
	Implement	the following using discret	e components		
1	FSK generation and detection	n			
2	PSK generation and detection	n			
3	DPSK Transmitter and receiv	ver			
4	QPSK Transmitter and Recei	ver			
In	nplement the following in C/	C++/MATLAB/Scilab/Pytho	on or any other Suitabl	e software	
5	5 Write a program to encode binary data using Huffman code and decode it.				
6	Write a program to encode binary data using a (7,4) Hamming code and decode it.				
7	Write a program to encode l decode it.	pinary data using a ((3,1,2)/s	uitably designed) Convo	lution code and	
8	For a given data, use CRC-C cases a) Without error	CITT polynomial to obtain th b) With error	e CRC code. Verify the p	program for the	
	Implement the foll	owing algorithms in C/C++/	MATLAB/Network sin	nulator	
9	Write a program for congest	ion control using leaky bucket	algorithm.		
10	Write a program for distance	e vector algorithm to find suita	able path for transmissio	on.	
11	Write a program for flow cor	ntrol using sliding window pro	otocols.		
12	Configure a simple network	(Bus/star) topology using sim	ulation software OR		
Configure a simple network (Ring/Mesh) topology using simulation software.					
Demonstration Experiments (For CIE)					
13	Configure and simulate simp	le Wireless Local Area netwo	·k.		
14	Simulate the BER performance of $(2, 1, 3)$ binary convolutional code with generator sequences $g(1) = (1 \ 0 \ 1 \ 1)$ and $g(2) = (1 \ 1 \ 1 \ 1)$ on AWGN channel. Use QPSK modulation scheme. Channel decoding is to be performed through Viterbi decoding. Plot the bit error rate versus SNR (dB), i.e. $P_{e,b}$ versus E_b/N_0 . Consider binary input vector of size 3 lakh bits. Also find the coding gain.				
15	Simulate the BER performan	ce of (7, 4) Hamming code or	n AWGN channel. Use Q	PSK modulation	

	scheme. Channel decoding is to be performed through maximum-likelihood decoding. Plot the bit error rate versus SNR (dB), i.e. $P_{e,b}$ versus E_b/N_0 . Consider binary input vector of size 5 lakh bits.			
	Use the following parity check matrix for the (7, 4) Hamming code. Also find the coding gain.			
	$H = \begin{bmatrix} 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$			
16	Simulate the BER performance of rate 1/3 Turbo code. Turbo encoder uses two recursive			
	systematic encoders with $G(D) = \left[1, \frac{1+D^4}{1+D+D^2+D^3+D^4}\right]$ and pseudo-random interleaver. Use QPSK			
	modulation scheme. Channel decoding is to be performed through maximum a-posteriori (MAP)			
	decoding algorithm. Plot the bit error rate versus SNR (dB), i.e. P _{e,b} versus E _b /N ₀ . Consider binary			
	input vector of size of around 3 lakh bits and the block length as 10384 bits. Also find the coding			
	gain.			
Course outcomes (Course Skill Set):				
On the completion of this laboratory course, the students will be able to:				
1.	1. Design and test the digital modulation circuits and display the waveforms.			
2.	2. To Implement the source coding algorithm using C/C++/ MATLAB code.			
3.	3. To Implement the Error Control coding algorithms using C/C++/ MATLAB code.			
4.	Illustrate the operations of networking concepts and protocols using C programming and network			

simulators.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by

the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
- 2. K Sam Shanmugam, "Digital and analog communication systems", John Wiley India Pvt. Ltd, 1996.
- 3. Forouzan, "Data Communications and Networking", 5th Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.

V Semester

	IoT (Internet of Things) Lab				
Course Code		21EC581	CIE Marks	50	
Teaching Hours/Week (L: T:P: S)		0:0:2:0	SEE Marks	50	
Credits	S	1	Exam Hours	03	
Course	e objectives:				
•	To impart necessary and practice	ctical knowledge of components of	f Internet of Things		
•	To develop skills required to	build real-life IoT based projects.			
Sl.No		Experiments			
1	i) To interface LED/Buzzer	with Arduino/Raspberry Pi and w	vrite a program to 't	urn ON' LED for	
	1 sec after every 2 second	ls.			
	ii) To interface Push button,	/Digital sensor (IR/LDR) with Ard	uino/Raspberry Pi a	and write a	
	program to 'turn ON' LED	when push button is pressed or a	it sensor detection.		
2	i) To interface DHT11 se	nsor with Arduino/Raspberry F	'i and write a pro	ogram to print	
	temperature and humidit	y readings.			
	ii) To interface OLED with A	rduino/Raspberry Pi and write a	program to print te	emperature and	
	humidity readings on it.				
3	To interface motor using re	elay with Arduino/Raspberry Pi	and write a progra	m to 'turn ON'	
	motor when push button is p	ressed.			
4	To interface Bluetooth with	Arduino/Raspberry Pi and write	a program to send	sensor data to	
	smartphone using Bluetooth				
5	To interface Bluetooth with	Arduino/Raspberry Pi and writ	e a program to tur	n LED ON/OFF	
	when '1'/'0' is received from smartphone using Bluetooth.				
6	Write a program on Arduino/Raspberry Pi to upload temperature and humidity data to				
	thingspeak cloud.				
7	Write a program on Arduin	no/Raspberry Pi to retrieve tem	perature and humi	idity data from	
	thingspeak cloud.				
8	To install MySQL database or	n Raspberry Pi and perform basic	SQL queries.		
9	Write a program on Arduino	/Raspberry Pi to publish tempera	ture data to MQTT b	oroker.	
10	Write a program to create UI	DP server on Arduino/Raspberry I	Pi and respond with	humidity data	
	to UDP client when requeste	d.			
11	Write a program to create TO	CP server on Arduino/Raspberry F	i and respond with	humidity data	
	to TCP client when requested	1.			
12	Write a program on Arduino	/Raspberry Pi to subscribe to MQ ^r	IT broker for tempe	rature data	
	and print it.				
Course	e outcomes (Course Skill Set):			
At the end of the course the student will be able to:					
2 Interface 1/0 devices sensors & communication modules					
3 Remotely monitor data and control devices					
4 Develop real life IoT based projects					
Assessment Details (both CIF and SFF)					
m					
The w	The weightage of continuous internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is				
50%.1	ne minimum passing mark for	the LIE is 40% of the maximum r	narks (20 marks). A	student shall	
be deemed to have satisfied the academic requirements and earned the credits allotted to each course.					

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Vijay Madisetti, Arshdeep Bahga, Internet of Things. "A Hands on Approach", University Press
- 2. Dr. SRN Reddy, Rachit Thukral and Manasi Mishra, "Introduction to Internet of Things: A practical Approach", ETI Labs
- 3. Pethuru Raj and Anupama C Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press
- 4. Jeeva Jose, "Internet of Things", Khanna Publishing House, Delhi
- 5. Adrian McEwen, "Designing the Internet of Things", Wiley
- 6. Raj Kamal, "Internet of Things: Architecture and Design", McGraw Hill

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS) (Effective from the academic year 2021 – 22)

V Semester

	Communication Simulink Toolbox				
Course Code 21EC582 CIE Marks 50					
Teaching Hours/Week (L: T:P: S)		0:0:2:0	SEE Marks	50	
Credit	S	1	Exam Hours	03	
Cours	e objectives:				
•]	Го impart knowledge of simulat	ion software in digital communicat	tions		
•]	Γο develop skills required	to build and analyze the per-	formance of var	ious simulated	
0	communication systems under o	different conditions			
Sl. No.		Experiments			
1	Modulation & demodulation	of a random binary data stream usi	ing 16 – QAM.		
2	Bit error rate (BER) improv	ement using Pulse Shaping on 16	– QAM signal. (Us	e forward error	
	correction (FEC) coding.)				
3	Perform OFDM modulation a	and obtain time domain and freque	ency domain plots	to show a low-	
	rate signal, a high-rate signal	, and a frequency selective multipa	th channel respons	se.	
4	(a) Simulate basic OFDM wit	h no cyclic prefix.			
	(b) Perform Equalization, Co	nvolution, and Cyclic Prefix Addition	n on basic OFDM.		
5	OFDM with FFT Based Overs	ampling - Modify an OFDM+ Cyclic	c Prefix signal to ef	fficiently output	
	an oversampled waveform fr	om the OFDM modulator.			
6	Simulate a basic communica	ition system in which the signal i	s first QPSK modu	lated and then	
	subjected to Orthogonal Free	uency Division Multiplexing (OFD)	M).		
7	7 Obtain the scatter plots & eye diagrams of a QPSK signal to visualize the signal behaviour in				
	presence of AWGN.		11		
8	8 (a) Generate a multiband signal using the Communications Toolbox.				
	(b) Random noise generation	on using Simulink & display histor	gram plots of Gau	ssian, Rayleigh,	
	Rician, and Uniform nois				
9	9 QPSK Transmitter and Receiver in Simulink.				
10	Multipath Fading Channel In	fading shores and	LPSK transmission	overa	
	Inutripatin Rayleight				
11	a multipath Rician I	ading channel.			
11	Aujacent and Co-Channel Ind	aireals to show the offects of a dias	ant and an about	linterforces	
	Use PSK-modulated on a transmitted air	signals to show the effects of adjac	cent and co-channe	interference	
12	On a transmitted sig	IIdl.			
12	Prodict Modulation	Type Using CNN			
Cours	e outcomes (Course Skill Set)				
At the	end of the course the student v	vill be able to:			
1. Pe	1. Perform sampling, aliasing, filtering, and quadrature modulation through simulation.				
2. Plot signal space representation of digital modulation techniques.					
3. Design and implement a pulse shape and matched filter to avoid inter-symbol interference and					
maximize receiver SNR.					
4. Demonstrate advanced wireless communication techniques like Multipath fading, CCI etc. and model					
the same using MATLAB / Simulink.					
Assessment Details (both CIE and SEE)					
The w	veightage of Continuous Intern	al Evaluation (CIE) is 50% and fo	or Semester End E	Exam (SEE) is	
50%.'	The minimum passing mark for	the CIE is 40% of the maximum m	arks (20 marks). A	student shall	
be deemed to have satisfied the academic requirements and earned the credits allotted to each course.					

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- 1. Communication Toolbox Examples (<u>https://in.mathworks.com/</u>)
- 2. "Digital Communication Laboratory" Courseware by Professor Lee C Potter, Dr. Yang Yang, Electrical and Computer Engineering, The Ohio State University.

VI Semester

VLSI Design and Testing				
Course Code	21EC63	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives:

- Impart knowledge of MOS transistor theory and CMOS technology
- Learn the operation principles and analysis of inverter circuits.
- Infer the operation of Semiconductor memory circuits.
- Demonstrate the concept of CMOS testing.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Arrange visits to nearby PSUs and industries.
- 3. Show Video/animation films to explain the functioning of various fabrication & testing techniques.
- 4. Encourage collaborative (Group) Learning in the class
- 5. Topics will be introduced in multiple representations.
- 6. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1	
----------	--

Introduction: A Brief History, MOS Transistors, CMOS Logic (1.1 to 1.4 of TEXT1)

MOS Transistor Theory: Introduction, Long-channel I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics (2.1, 2.2, 2.4 and 2.5 of TEXT1).

Teaching-Learning	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on	
Process transistor working		
Self-study topics: MOSFET Scaling and Small-Geometry Effects		
	RBT Level: L1, L2, L3	

Module-2

Fabrication: CMOS Fabrication and Layout, Introduction, CMOS Technologies, Layout Design Rules, (1.5 and 3.1 to 3.3 of TEXT1).

Delay: Introduction, Transient Response, RC Delay Model, Linear Delay Model, Logical Efforts of Paths (4.1 to 4.5 of TEXT1, except sub-sections 4.3.7, 4.4.5, 4.4.6, 4.5.5 and 4.5.6).

Teaching-Learning Process	fabrication Self-study tonics: Layouts of complex design using Euler's method		
	RBT Level: L1, L2, L3		
Module-3			

Semiconductor Memories: Introduction, Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM), Nonvolatile Memory, Flash Memory, Ferroelectric Random Access Memory (FRAM) (10.1 to 10.6 of TEXT2)

Teaching-Learning Chalk and talk method, PowerPoint Presentation, YouTube videos on Standard

Process	cell memory Design		
Self-study topics: Memory array design			
	RBT Level: L1, L2, L3		
	Module-4		
Faults in digital circu	its: Failures and faults, Modelling of faults, Temporary faults		
Test generation for techniques for combin	combinational logic circuits : Fault diagnosis of digital circuits, test generation ational circuits, Detection of multiple faults in combinational logic circuits.		
(1.1 to 1.3, 2.1 to 2.3 of	f TEXT3)		
Teaching-Learning ProcessChalk and talk method, PowerPoint Presentation, YouTube videos, videos on testing algorithms for test generation			
	Self-study topics: Testable combinational logic circuits		
	RBT Level: L1, L2, L3		
	Module-5		
Test generation for circuits, state table ver generation based on fur Design of testable se	sequential circuits : Testing of sequential circuits as iterative combinational rification, test generation based on circuits structure, functional fault models, test inctional fault models.		
diagnosable sequentia scan.	l circuits, The scan path technique, LSSD, Random Access scan technique, partial		
(4.1 to 4.5, 5.1 to 5.7 of	f TEXT3)		
Teaching-Learning	Chalk and talk method/Power point presentation, YouTube videos		
Process	Self-study topics: Memory testing techniques		
	RBT Level: L1, L2, L3		
 At the end of the course the student will be able to: 1. Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling. 2. Draw the basic gates using the stick and layout diagram with the knowledge of physical design aspects. 3. Interpret memory elements along with timing considerations. 			
4. Interpret testing	and testability issues in combinational logic design.		
5. Interpret testing	and testability issues in combinational logic design.		
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.			
Continuous Internal Evaluation:Three Unit Tests each of 20 Marks (duration 01 hour)1. First test at the end of 5 th week of the semester2. Second test at the end of the 10 th week of the semester3. Third test at the end of the 15 th week of the semesterTwo assignments each of 10 Marks4. First assignment at the end of 4 th week of the semester			
5. Second assignment at the end of 9 th week of the semester			
Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20			

Marks (duration 01 hours)

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. "CMOS VLSI Design- A Circuits and Systems Perspective", Neil H E Weste, and David Money Harris 4th Edition, Pearson Education.
- 2. "CMOS Digital Integrated Circuits: Analysis and Design", Sung Mo Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill.
- 3. "Digital Circuit Testing and Testability", Lala Parag K, New York, Academic Press, 1997.

Reference Books:

- 1. "Basic VLSI Design", Douglas A Pucknell, Kamran Eshraghian, 3rd Edition, Prentice Hall of India publication, 2005.
- 2. "Essential of Electronic Testing for Digital, Memory and Mixed Signal Circuits", Vishwani D Agarwal, Springer, 2002.

Web links and Video Lectures (e-Resources)

- https://www.youtube.com/watch?v=oL8SKNxEaHs&list=PLLy_2iUCG87Bdulp9brz9AcvW_TnFCUmM
- https://www.youtube.com/watch?v=lRpt1fCHd8Y&list=PLCmoXVuSEVHlEJi3SwdyJ4EICffuyqpjk
- https://www.youtube.com/watch?v=yLqLD8Y4-Qc

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Model displayed for clear understanding of fabrication process of MOS transistor
- Practise session can be held to understand the significance of various layers in MOS process, with the help of coloured layouts

VI Semester

VLSI Laboratory					
Course	Course Code 21ECL66 CIE Marks50				
Teachi	ng Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50	
Credits	5	1	Exam Hours	3	
Course	e objectives:				
This la	boratory course enables stude	ents to			
• De	sign, model, simulate and veri	fy digital circuits.	venite		
• De • Pe	rform ASIC design flow and un	derstand the process of synthesis.	svnthesis constraii	nts and	
eva	aluating the synthesis reports	to obtain optimum gate level netlis	t.		
• Per	rform RTL-GDSII flow and und	erstand the stages in ASIC.			
Sl.No.		Experiments			
		ASIC Digital Design			
1	4-Bit Adder				
	• Write Verilog Code				
	 Verify the Functionality us 	sing Test-bench			
	• Synthesize the design by setting proper constraints and obtain the netlist.				
	From the report generated identify Critical path, Maximum delay, Total number of cells, Power requirement and Total area required				
2	4-Bit Booth Multiplier				
	Write Verilog Code				
	 Verify the Functionality us 	sing Test-bench			
	• Synthesize the design by s	setting proper constraints and obta	in the netlist.		
	From the report generated requirement and Total area	identify Critical path, Maximum de required	elay, Total number	of cells, Power	
3	32-Bit ALU Supporting 4-Log Behavioral Modeling	gical and 4-Arithmetic operations, ι	using case and if sta	atement for ALU	
	• Write Verilog Code				
	 Verify functionality using 	Test-bench			
	 Synthesize the design target 	geting suitable library and by settir	ng area and timing	constraints	
	• Tabulate the Area, Power	and Delay for the Synthesized netl	ist		
	Identify Critical path				
4	Latch and Flip-Flop				
	• Synthesize the design and	l compare the synthesis report (D,	SR, JK)		
ASIC Analog Design					
5	a) Capture the schematic of Inverter with Wn = Wp, V Carry out the follow	CMOS inverter with load capacitat Vn = 2Wp, Wn = Wp/2 and length a ing:	nce of 0.1pF and s at selected technolo	et the widths of ogy.	

	i. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns				
	and the time period of 20ns and plot the input voltage and output voltage of designed				
	inverter?				
	ii. From the simulation result compute tpHL, tpLH and td for all three geometrical				
	settings of width?				
	iii. Tabulate the results of delay and find the best geometry for minimum delay for CMOS				
	inverter?				
	b) Draw layout of inverter with wp/wif = $40/20$, use optimum layout methods. Verify for Drc				
	layout simulations. Record the observations.				
6	a) Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS				
0	inverter computed in experiment above. Verify the functionality of NAND gate and also find				
	out the delay td for all four possible combinations of input vectors. Table the results. Increase				
	the drive strength to 2X and 4X and tabulate the results.				
	b) Draw the layout of NAND with Wp/Wn = 40/20, use optimum layout methods. Verify for DRC				
	and LVS, extract parasitic and perform post layout simulations, compare the results with pre-				
	layout simulations. Record the observations.				
7	a) Capture schematic of Common Source Amplifier with PMOS Current Mirror Load and find its				
	transient response and AC response? Measure the Unit Gain Bandwidth (UGB), amplification				
	factor by varying transistor geometries, study the impact of variation in width to UGB.				
	b) Draw Layout of common source amplifier, use optimum layout methods. Verify for DRC & LVS,				
	extract parasitic and perform post layout simulations, compare the results with pre-layout				
	simulations. Record the observations.				
8	a) Capture schematics of two-stage operational amplifier and measure the following:				
	i. UGB				
	ii. dB Bandwidth				
	iii. Gain Margin and phase margin with and without coupling capacitance				
	functionality				
	v. Study the UGB. 3dB bandwidth, gain and power requirement in op-amp by varying the				
	stage wise transistor geometries and record the observations.				
	b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in				
	180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained				
	in part a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform				
	post layout simulations, compare the results with pre-layout simulations. Record the				
	observations.				
	Demonstration Experiments (For CIE)				
9	UART				
	• Write Verilog Code				
	 Verify the Functionality using Test-bench 				
	• Synthesize the design targeting suitable library and by setting area and timing constraints				
	• Tabulate the Area, Power and Delay for the Synthesized netlist, Identify Critical path				
10	For synthesized netlist carry out the following:				
	• Floor planning				
	Placement and Routing				
	• Record the parameters such as no. of metal layers used for routing, flip method for placement				
	of standard cells				
	Physical verification and record the DRC and LVS reports Concrate CDSU				

- 11 Design and characterize 6T binary SRAM cell and measure the following:
 - Read Time, Write Time, SNM, Power
 - Draw Layout of 6T SRAM, use optimum layout methods. Verify for DRC & LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

Course outcomes (Course Skill Set):

On the completion of this laboratory course, the students will be able to:

- 1. Design and simulate combinational and sequential digital circuits using Verilog HDL.
- 2. Understand the synthesis process of digital circuits using EDA tool.
- 3. Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level netlist.
- 4. Design and simulate basic CMOS circuits like inverter, common source amplifier, differential amplifier, SRAM.
- 5. Perform RTL_GDSII flow and understand the stages in ASIC design.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be

decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

VI Semester

Communication Engineering				
Course Code	21EC651	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives:

This course will enable students to:

- Describe essential elements of an electronic communication system.
- Understand Amplitude, Frequency & Phase modulations, and Amplitude demodulation.
- Define the sampling theorem and methods to generate pulse modulations.
- Learn the various methods of digital modulation techniques and compare the different schemes.
- Introduce the basic concepts of information theory and coding.
- Understand the basic concepts of wireless and cellular communications.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the evolution of communication technologies.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Modul	le-1
-------	------

Introduction to Electronic Communications: Historical perspective, Electromagnetic frequency spectrum, Signal and its representation, Elements of electronic communications system, primary communication resources, signal transmission concepts, Analog and digital transmission, Modulation, Concept of frequency translation, Signal radiation and propagation (Text 1: 1.1 to 1.10)

Teaching-	Chalk and talk method, Power Point Presentation
Learning	Self-study topics: Classification of Signals and systems
Process	RBT Level: L1, L2, L3
	Module-2
Amplitude	Modulation Techniques: Types of analog modulation, Principle of amplitude modulation,
AM power d	listribution, Limitations of AM, (TEXT 1: 4.1, 4.2, 4.4, 4.6)
Angle Mod	ulation Techniques: Principles of Angle modulation, Theory of FM-basic Concepts, Theory
of phase mo	odulation (TEXT1: 5.1, 5.2, 5.5)
Teaching-	Chalk and talk method/Power point presentation
Learning	Self-study topics: DSBSC, SSB and VSB modulation techniques and comparison.

Process RBT Level: L1, L2, L3

Module-3 Sampling Theorem and Pulse Modulation Techniques: Digital Versus Analog Transmissions, Sampling Theorem, Classification of pulse modulation techniques, PAM, PWM, PPM, PCM, Quantization of signals (TEXT 1: 7.2 to 7.8) Chalk and talk method Teaching-Learning Self-study topics: Differential PCM and Delta Modulation Process RBT Level: L1, L2, L3 Module-4 **Digital Modulation Techniques:** Types of digital Modulation, ASK, FSK, PSK, QPSK. (TEXT 1: 9.1 to 9.5) Information Theory, Source and Channel Coding: Information, Entropy and its properties, Shannon,-Hartley Theorem, Objectives of source coding, Source coding technique, Shannon source coding theorem, Channel coding theorem, Error Control and Coding. [Text1: 10.1,10.2, 10.11.2, 11.1 to 11.3, 11.8, 11.9, 11.12] Chalk and talk method, Power Point Presentation. **Teaching-**Self-study topics: Quadrature Amplitude Modulation, Comparison of Digital Modulation Learning Process techniques. **RBT Level:** L1, L2, L3 Module-5 Evolution of wireless communication systems: Brief History of wireless communications, Advantages of wireless communication, disadvantages of wireless communications, wireless network generations, Comparison of wireless systems, Evolution of next generation networks, Applications of wireless communication (TEXT 2: 1.1 to 1.7) **Principles of Cellular Communications:** Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Method of locating cochannel cells, Frequency reuse distance (TEXT 2: 4.1 to 4.7) **Teaching-**Chalk and talk method/Power point presentation Learning Self-study topics: Basic propagation mechanisms, Multipath fading. Process RBT Level: L1, L2, L3 **Course outcomes (Course Skill Set)** At the end of the course the student will be able to: 1. Describe the scheme and concepts of radiation and propagation of communication signals through air 2. Understand the AM and FM modulation techniques and represent the signal in time and frequency domain relations. 3. Understand the process of sampling and quantization of signals and describe different methods to generate digital signals. 4. Describe the basic digital modulation techniques, channel capacity, source coding technique and the channel coding. 5. Compare the different wireless communication systems and describe the structure of cellular communication. **Assessment Details (both CIE and SEE)** The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous

Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester

3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Books:

- 1. T L Singal, Analog and Digital Communications, McGraw Hill Education (India) Private Limited, 2012, 0-07-107269-1
- 2. T L Singal, Wireless Communications, McGraw Hill Education (India) Private Limited, 2016, ISBN:0-07-068178-3.

VI Semester

Microcontrollers			
Course Code	21EC652	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

This course will enable students to:

- Understand the difference between a Microprocessor and a Microcontroller and embedded microcontrollers.
- Familiarize the basic architecture of 8051 microcontroller.
- Program 8051microprocessor using Assembly Level Language and C.
- Understand the interrupt system of 8051 and the use of interrupts.
- Understand the operation and use of inbuilt Timers/Counters and Serial port of 8051.
- Interface 8051 to external memory and I/O devices using its I/O ports.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 8. Give Programming Assignments.

Module-1			
8051 Microcontroller : Microprocessor Vs Microcontroller, Embedded Systems, Embedded Microcontrollers, 8051 Architecture- Registers, Pin diagram, I/O ports functions, Internal Memory organization. External Memory (ROM & RAM) interfacing. Text2 : Chapter 1 section 1.1 to 1.3, chapter 3 sections 3.1 to 3.3			
Teaching-Learning ProcessChalk and talk method, Simulation of modulation techniquesRBT Level:L1, L2, L3			
Module-2			
8051 Instruction Set: Addressing Modes, Data Transfer instructions, Arithmetic instructions, Logical instructions, Bit manipulation instructions. Simple Assembly language program examples (without loops) to use these instructions. Text2 : Chapter 5 , chapter 6, chapter 7, chapter 8			
Teaching-Learning ProcessChalk and talk method/Power point presentationRBT Level:L1, L2, L3			

Module-3		
8051 Jump and Call Jump and Call Instruct subroutine and involv 8051 Programming Operations in C.	instructions & Embedded C ctions, Calls & Subroutine instructions. Assembly language program examples on ring loops. Text2 : chapter 8 section 8.1 to 8.4 in C: Data Types and Time delay in 8051 C, I/O programming in 8051 C, Logical Text1 : chapter 7 section 7.1 to 7.3	
Teaching-Learning Process	Chalk and talk method RBT Level: L1, L2, L3	
	Module-4	
8051 Timers and Se 8051 Timers and C using Mode-1 and a se 8051 Serial Commu signals, Simple Serial serially. Text1 : Chapter 9 sec	rial Port ounters – Operation and Assembly language programming to generate a pulse quare wave using Mode- 2 on a port pin. nication- Basics of Serial Data Communication, RS- 232 standard, 9 pin RS232 Port programming in Assembly and C to transmit a message and to receive data tion 9.1 Chapter 10 section 10.1 to 10.5	
Teaching-Learning	Chalk and talk method	
Process	RBT Level: L1, L2, L3	
	Module-5	
8051 Interrupts. 8051 Assembly language programming to generate an external interrupt using a switch, 8051 C programming to generate a square waveform on a port pin using a Timer interrupt. Interfacing 8051 to ADC-0804, DAC, LCD and Stepper motor and their 8051 Assembly and C language interfacing programming. Text 1: Chapter 11 section 11.1 and 11.2 Chapter 13 section 13.1 to 13.2, chapter 12 section 12.1, about a 17 action 17.2		
Teaching-Learning	Chalk and talk method/Power point presentation	
Process	RBT Level: L1, L2, L3	
 Course outcome (Course Skill Set) At the end of the course the student will be able to: Explain the difference between Microprocessors & Microcontrollers, Architecture of 8051 Microcontroller, Interfacing of 8051 to external memory and Instruction set of 8051. Develop 8051 Assembly level programs using 8051 instruction set. Develop 8051 Assembly / C language program to generate timings and waveforms using 8051 timers, to send & receive serial data using 8051 serial port. Develop 8051 Assembly / C language programs to generate square wave on 8051 I/O port pin using interrupt and C Programme to send & receive serial data using 8051 serial port. 		
Assessment Details (both CIE and SEE)	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.		
Continuous Internal	Evaluation:	
Three Unit Tests each	of 20 Marks (duration 01 hour)	
 First test at th Second test at 	the end of the 10 th week of the semester	

3. Third test at the end of the 15^{th} week of the semester

Two assignments each of **10 Marks**

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- "The 8051 Microcontroller and Embedded Systems using assembly and C", Muhammad Ali Mazidi, Janice Gillespie Mazidi and Rollin D McKinlay; PHI, 2006 / Pearson, 2006.
- 2. "The 8051 Microcontroller", Kenneth J Ayala, 3rd Edition, Thomson/Cengage Learning.

Reference Books:

- 1. "The 8051 Microcontroller Based Embedded Systems", Manish K Patel, McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
- 2. "Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, Pearson Education, 2005.

VI Semester

Basic VLSI Design				
Course Code	21EC653	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives:

- Impart knowledge of MOS transistor theory and CMOS technologies
- Impart knowledge on architectural choices and performance trade-offs involved in designing and realizing the circuits in CMOS technology
- Cultivate the concepts of subsystem design processes
- Demonstrate the concepts of CMOS testing

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 8. Incorporate programming examples given under Activity based learning.

Module-1

Introduction: A Brief History, MOS Transistors, MOS Transistor Theory, Ideal I-V Characteristics, Nonideal I-V Effects, DC Transfer Characteristics (1.1, 1.3, 2.1, 2.2, 2.4, 2.5 of TEXT2). **Fabrication**: nMOS Fabrication, CMOS Fabrication [P-well process, N-well process, Twin tub process],

BiCMOS Technology (1.7, 1.8, 1.10 of TEXT1).

Teaching-Learning Process	feaching-LearningChalk and talk method, YouTube videos, Power point presentationprocessRBT Level: L1, L2			
	Module-2			
MOS and BiCMOS Cin	rcuit Design Processes: MOS Layers, Stick Diagrams, Design Rules and Layout.			
Basic Circuit Concep	ots: Sheet Resistance, Area Capacitances of Layers, Standard Unit of Capacitance,			
Some Area Capacitand	ce Calculations, Delay Unit, Inverter Delays, Driving Large Capacitive Loads			
(3.1 to 3.3, 4.1, 4.3 to	4.8 of TEXT1).			
Teaching-Learning	Chalk and talk method/Power point presentation			
Process	RBT Level: L1, L2, L3			

Module-3		
Scaling of MOS Circu Subsystem Design P Illustration of the De chain and Adder Enha (5.1, 5.2, 7.1, 7.2, 8.2, 5)	its: Scaling Models & Scaling Factors for Device Parameters rocesses: Some General considerations, An illustration of Design Processes, esign Processes: Regularity, Design of an ALU Subsystem, The Manchester Carry- ancement Techniques 8.3, 8.4.1, 8.4.2 of TEXT1).	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3	
	Module-4	
Subsystem Design: S Multiplexers, The Pro (6.1 to 6.3, 6.4.1, 6.4.3 FPGA Based System design, FPGA architec	Some Architectural Issues, Switch Logic, Gate (restoring) Logic, Parity Generators, grammable Logic Array (PLA) 6, 6.4.6 of TEXT1). Is: Introduction, Basic concepts, Digital design and FPGAs, FPGA based System ture, Physical design for FPGAs (1.1 to 1.4, 3.2, 4.8 of TEXT3).	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3	
	Module-5	
Memory, Registers a used Storage/Memory Testing and Veri Manufacturing Test P	and Aspects of system Timing: System Timing Considerations, Some commonly y elements (9.1, 9.2 of TEXT1). fication: Introduction, Logic Verification, Logic Verification Principles, rinciples, Design for testability (12.1, 12.1.1, 12.3, 12.5, 12.6 of TEXT 2).	
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3	
 Course outcome (Course Skill Set) At the end of the course the student will be able to: Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling. Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects. Interpret Memory elements along with timing considerations Demonstrate knowledge of FPGA based system design Interpret testing and testability issues in VLSI Design 		
Assessment Details (both CIE and SEE)	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.		
Continuous Internal Evaluation:		
 First test at the end of 5th week of the semester Second test at the end of the 10th week of the semester Third test at the end of the 15th week of the semester Two assignments each of 10 Marks First assignment at the end of 4th week of the semester 		
5. Second assign	ment at the end of 9 th week of the semester	

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. "Basic VLSI Design"- Douglas A Pucknell & Kamran Eshraghian, PHI, 3rd Edition.
- 2. "CMOS VLSI Design- A Circuits and Systems Perspective", Neil H E Weste, David Harris, Ayan Banerjee, 3rd Edition, Pearson Education.
- 3. "FPGA Based System Design", Wayne Wolf, Pearson Education, 2004, Technology and Engineering.

Web links and Video Lectures (e-Resources)

- https://nptel.ac.in/courses/117101058
- https://nptel.ac.in/courses/117106093
- https://youtu.be/9SnR3M3CIm4
- https://nptel.ac.in/courses/108/107/108107129/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Wherever necessary **Cadence/Synopsis/Menta Graphics tools** must be used.

1.Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code with technological library with given Constraints*. Do the initial timing verification with gate level simulation.

i. An inverter

ii. A Buffer

- iii. Transmission Gate
- iv. Basic/universal gates

v. Flip flop -RS, D, JK, MS, T

- vi. Serial & Parallel adder
- vii. 4-bit counter [Synchronous and Asynchronous counter]
- 2. Design an op-amp with given specification* using given differential amplifier Common source and Common Drain amplifier in library** and completing the design flow mentioned below:
 - a. Draw the schematic and verify the following
 - i) DC Analysis
 - ii) AC Analysis

iii) Transient Analysis

b. Draw the Layout and verify the DRC, ERC

c. Check for LVS

d. Extract RC and back annotate the same and verify the Design.

03.10.2022

VI Semester

Electronic Circuits with Verilog			
Course Code	21EC654	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- To understand the basic Verilog HDL design flow.
- To understand the basic Verilog programming concepts.
- To describe the simple logic circuits using dataflow, gate-level, and behavioural level modelling.
- To model digital systems using advanced concepts of Verilog HDL.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 8. Give programming assignments.

Module-1		
Overview of Digital Design with Verilog HDL : Evolution of CAD, emergence of HDLs, typical HDL- flow, why Verilog HDL?, trends in HDLs. (Text 1) Hierarchical Modeling Concepts : Top-down and bottom-up design methodology, differences between modules and module instances, parts of a simulation, design block, stimulus block. (Text 1)		
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	RBT Level: L1, L2, L3	
	Module-2	
Basic Concepts: Lexical conventions, datatypes, system tasks, compiler directives. (Text 1) Modules and Ports: Module definition, port declaration, connecting ports, hierarchical name referencing. (Text 1)		
Teaching-Learning	Chalk and talk method, Power point presentation	
Process RBT Level: L1, L2, L3		
Module-3		
Gate-Level Modeling type gates, rise, fall ar Dataflow Modeling: operator types. (Text	g: Modeling using basic Verilog gate primitives, description of and/or and buf/not nd turn-off delays, min, max, and typical delays. (Text1) Continuous assignments, delay specification, expressions, operators, operands, 1)	

Teaching-Learning	Chalk and talk method, Power point presentation		
Process	RBT Level: L1, L2, L3		
	Module-4		
Behavioral Description : Behavioral Description Highlights, Structure of the HDL Behavioral Description, Sequential Statements, IF Statement, The case Statement, Verilog casex and casez The wait-for Statement. The Loop Statement, For-Loop, While-Loop, Verilog repeat, Verilog forever (content with respect to Verilog only) (Text 2)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
	Module-5		
Structural Description : Highlights of Structural Description, Organization of Structural Description Binding (4.1, 4.2, 4.3 till example 4.9) (Text 2) Tasks and Functions : Differences between tasks and functions, declaration, invocation, automatic tasks and functions. (Text 1)			
Teaching-Learning	Chalk and talk method, Power point presentation		
Process	RBT Level: L1, L2, L3		
 Course outcomes (Course Skill Set) At the end of the course the student will be able to: Under the Verilog HDL design flow. Describe the basic concepts of Verilog HDL programming. Design of digital electronics circuits using dataflow, behavioural, gate-level, and structural modelling. 			
4. Design complex	digital circuits using advanced Verilog concepts.		
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.			
Continuous Internal	Evaluation:		
 Three Unit Tests each of 20 Marks (duration 01 hour) First test at the end of 5th week of the semester Second test at the end of the 10th week of the semester Third test at the end of the 15th week of the semester Two assignments each of 10 Marks First assignment at the end of 4th week of the semester Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours) At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the 			
methods of the CIE. Each method of CIE should have a different syllabus portion of the course).			
LIE methods / question paper is designed to attain the different levels of Bloom's taxonomy as per			
the outcome defined for the course. Semester End Evamination:			
JUNESCEI LIIU EAAIIII			

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. "Verilog HDL: A Guide to Digital Design and Synthesis", Samir Palnitkar, Pearson education, Second edition.
- 2. "HDL programming (VHDL and Verilog)", Nazeih M Botros, John Wiley India Pvt. Ltd., 2008.

VI Semester

Sensors & Actuators				
Course Code	21EC655	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives:

- To provide the fundamental knowledge about sensors and measurement system.
- To impart the knowledge of static and dynamic characteristics of instruments and understand the factors in selection of instruments for measurement.
- To discuss the principle, design and working of transducers for the measurement of physical time varying quantities.
- Understand the working of various actuators suitable in industrial process control systems.
- Understand the principle and application of smart sensors.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Explain the fundamental concepts required for the module in the introduction phase for the module.
- 2. Conducting quiz after completion of every module in class and evaluate.
- 3. Asking questions about completed previous topic, will aid to assess the student understanding.
- 4. Evaluate the internals answer booklet by correcting the mistakes if any.
- 5. Modules revision at the end as well use practical lab sessions and demonstrate the concepts if applicable and feasible.

Module-1

Sensors and measurement system: Sensors and transducers, Classifications of transducers-primary & secondary, active & passive, analog and digital transducers. Smart sensors.

Measurement: Definition, significance of measurement, instruments and measurement systems. mechanical, electrical and electronic instruments. Elements of generalized measurement system with example. Input-output configuration of measuring instruments and measurement systems, methods of correction for interfering and modifying inputs.

Teaching-	Chalk and talk method, PowerPoint Presentation, More examples relating to applications
Learning Process	RBT Level: L1, L2, L3

Module-2

Static and Dynamic Characteristics: Static calibration and error calibration curve, accuracy and precision, indications of precision, static error, scale range and scale span, reproducibility and drift, repeatability, signal to noise ratio, sensitivity, linearity, hysteresis, threshold, dead zone and dead time, resolution, signal to noise ratio, factors influencing the choice of transducers/instruments.

Dynamic response – Dynamic characteristics, Transfer function of generalized first order system, time constant. Transfer function of generalized second order system, natural frequency and Damping ratio.

Tooching	Chalk and talk method. Power point presentation. VI Lab to demonstrate the characteri	
Loarning	of sensors. More examples relating to applications	
Dragoga	or sensors, more examples relating to applications	
Process	RBT Level: L1, L2, L3	

Module-3			
Measureme AD590.	nt of Temperature: RTD, Thermistor, Thermocouple, laws of thermocouple, Thermopile,		
Measureme variable Indu Digital Trans	nt of Displacement : Introduction, Principles of Transduction, Variable resistance devices, actance Transducer, Variable Capacitance Transducer, Hall Effect Devices, Proximity Devices, sducer.		
Teaching- Learning	Chalk and talk method, PowerPoint Presentation, Virtual instrumentation Lab to demonstrate the characteristics of sensors		
Process	RBT Level: L1, L2, L3		
	Module-4		
Measureme gauges, Typ semiconduct Wheatstone	nt of Strain : Introduction, Types of Strain Gauges, Theory of operation of resistance strain res of Electrical Strain Gauges –Wire gauges, unbounded strain gauges, foil gauges, cor strain gauges (principle, types & list of characteristics only), Strain gauge Circuits – bride circuit, Applications.		
Measureme devices, pro Torque meas	nt of Force & Torque: Introduction, Force measuring sensor –Load cells – column types ving rings, cantilever beam, pressductor. Hydraulic load cell, electronic weighing system. surement: Absorption type, transmission type, stress type & deflection type.		
Teaching-	Chalk and talk method, PowerPoint Presentation,		
Learning Process	RBT Level: L1, L2, L3		
	Module-5		
 System with an example. Introduction. Block diagram of Final control operation, Signal conversions analog, digital, pneumatic signal. Actuators, Control elements. Electrical actuating systems: Solid-state switches, Solenoids, Electric Motors- Principle of operation and its application: D.C motors, AC motors, Synchronous Motor, Stepper motors. Pneumatic Actuators: Principle and working of pneumatic actuators. (Numerical problems on the topic). 			
Hydraulic A	ctuators: Principle and working of Hydraulic actuators. (Numerical problems on the topic).		
Teaching-	Chalk and talk method, Power point presentation		
Learning Process	RBT Level: L1, L2, L3		
 Course outcome (Course Skill Set) At the end of the course the student will be able to: 1. Discuss the fundamental concepts related to sensors and measurement, functional elements of measurement system, I/O Characteristics of measurement system. 			
 Interpret and analyse the static and dynamic characteristics of instruments. Elucidate the working principle and usage of different transducers for temperature, displacement and level measurement. 			
 Discuss the principle and working of different types of actuators used in industrial application. Discuss the principle and working of strain, force and torque measurement. 			
Assessment	Assessment Details (both CIE and SEE)		
The weighta, The minimu shall be dee subject/ cou examination	ge of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. m passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student med to have satisfied the academic requirements and earned the credits allotted to each rse if the student secures not less than 35% (18 Marks out of 50) in the semester-end (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous		

Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5^{th} week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15^{th} week of the semester

Two assignments each of **10 Marks**

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Electrical and Electronic Measurements and Instrumentation, A K Sawhney, 17th Edition, (Reprint 2004), Dhanpat Rai & Co. Pvt. Ltd., 2004.
- 2. Instrumentation: Devices and Systems, C S Rangan, G R Sarma, V S V Mani, 2nd Edition (32 Reprint), McGraw Hill Education (India), 2014.
- 3. Process Control Instrumentation Technology by C D Johnson, 7th Edition, Pearson Education Private Limited, New Delhi 2002.

VI Semester

Artificial Neural Networks			
Course Code	21EC641	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Preparation: To prepare students with fundamental knowledge and comprehensive understanding of artificial neural networks.
- Core Competence: To equip students to develop and configure ANNs with different types of learning algorithms for real world problems.
- Professionalism & Learning Environment: To inculcate an engineering student an ethical and professional attitude by providing an academic environment inclusive of effective communication, teamwork, ability to relate engineering issues to a broader social context, and life-long learning needed for a successful professional career.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various learning algorithms.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking.
- 5. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 6. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Introduction: Neural Networks, Application Scope of Neural Networks.

Artificial Neural Network: An Introduction. - Fundamental Concept, Evolution of Neural Networks, Basic models of Artificial Neural Networks (ANN), Important Technologies of ANNs, McCulloch-Pitts Neuron, Linear Separability.

Text 1: 1,1.1,1.2,2.1,2.2,2.3,2.4,2.5,2.6.

Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of basic
Learning	model of a neuron in comparison of biological neuron.
Process	RBT Level: L1, L2, L3

Module-2

Hebb Network and simple problems

Supervised Learning Network – Introduction –Perceptron Networks-Theory, Perceptron learning rule, architecture, flowchart for training Process, Perceptron training algorithm for single output classes, Perceptron training algorithm for Multiple output classes, Perceptron Network Testing Algorithm, Adaptive Linear Neuron- Theory, Delta rule, Architecture, flowchart, Training, Testing algorithm.

Teaching-Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of

Looming	aun aming a logarithma. Duchlama an Uabh naturailt		
Process	BRT Loval: 1,1,1,2,1,3		
	Module-3		
Back-Propa	gation Network - Theory, Architecture, Flowchart for training process, Training		
Algorithm, L	earning Factors of Back-Propagation Network, Testing Algorithm of Back-Propagation		
Network. Ra	dial Basis Function Network, Time Delay Neural Network, Functional Link Networks.		
Text 1: 3.5,3	.6,3.7,3.8.		
Teaching-	Chalk and talk method, Power Point Presentation, YouTube videos		
Learning	Self-study topics: Architecture, Flowchart, Training and Testing algorithm.		
Process	RBT Level: L1, L2, L3		
	Module-4		
Associative I	Memory Network – Introduction, Training algorithm for Pattern association- Hebb Rule.		
Associative M	lemory Network - Theory, Architecture, Flowchart, Training algorithm, Testing Algorithm,		
Heteroassocia	ative Memory Network- Theory, architecture, Testing algorithm, Hopfield Networks –		
Discrete Hop	field Network – architecture, Training algorithm, Testing algorithm of Discrete Hopfield		
Toy 1 . 4 1 4 1	2434446		
Teaching.	Chalk and talk method Power Point Presentation YouTube videos		
Learning	Self-study tonics: Architecture, Flowchart, Training and Testing algorithm		
Process	RBT Level: L1, L2, L3		
	Module-5		
Unsupervise	d Learning Networks - Introduction, Fixed weight competitive nets - Maxnets,		
Architecture,	Testing/application algorithm of Maxnet. Mexican Hat Net- Architecture, Flowchart,		
algorithm, Ko	honen Self organizing Feature Maps – Theory, architecture. Learning Vector quantization –		
Theory, Archi	tecture.		
Text 1: 5.1,5.	2-5.2.1,5.2.2,5.3- 5.3.1,5.3.2,5.4- 5.4.1,5.4.2.		
Learning	Chaik and talk method, Power Point Presentation, You Lube videos		
Process	RBT Level: L1, L2, L3		
Course outco	me (Course Skill Set)		
At the end of t	he course the student will be able to:		
1. Compare	e and contrast the biological neural network and ANN.		
2. Discuss the ANN for pattern classification.			
3. Develop and configure ANN's with different types of functions and learning algorithms.			
4. Apply Al	NN for real world problems.		
Assessment l	Details (both CIE and SEE)		
The weightag	e of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%.		
The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student			
shall be deemed to have satisfied the academic requirements and earned the credits allotted to each			
subject/ cour	subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end		
examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous			
Internal Evalu	ation) and SEE (Semester End Examination) taken together.		
Continuous Internal Evaluation:			
Three Unit Te	Three Unit Tests each of 20 Marks (duration 01 hour)		
1. First	test at the end of 5 th week of the semester		
2. Secor	nd test at the end of the 10 th week of the semester		
3. Third	test at the end of the 15 th week of the semester		
Two assignme	ents each of 10 Marks		
4. First	assignment at the end of 4 th week of the semester		

5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

S N Sivanandam and S N Deepa, "Principles of Soft Computing", 2nd Edition, Wiley India Pvt. Ltd., 2014.

Reference Book:

Simon Haykin, "Neural Networks: A comprehensive foundation", 2nd Edition, PHI, 1998.

VI Semester

Cryptography			
Course Code	21EC642	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

This course will enable students to:

- Preparation: To prepare students with fundamental knowledge/ overview in the field of Information Security with knowledge of mathematical concepts required for cryptography.
- Core Competence: To equip students with a basic foundation of Cryptography by delivering the basics of symmetric key and public key cryptography and design of pseudo random sequence generation technique

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the different Cryptographic Techniques / Algorithms
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in a multiple representation.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes
- 10. Give Programming Assignments

Module-1		
Basic Concepts of Number Theory and Finite Fields : Divisibility and The Division Algorithm Euclidean algorithm, Modular arithmetic, Groups, Rings and Fields, Finite fields of the form $GF(p)$, Polynomial Arithmetic, Finite Fields of the Form $GF(2^m)$ (Text 1: Chapter 3)		
Teaching- Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique Programming on implementation of Euclidean algorithm, multiplicative inverse, Finite fields of the form GF(p), construction of finite field over GF(2 ^m). RBT Level: L1, L2, L3	
	Module-2	
Introduction : Computer Security Concepts, A Model for Network Security (Text 1: Chapter 1) Classical Encryption Techniques : Symmetric cipher model, Substitution techniques, Transposition techniques (Text 1: Chapter 1)		
Teaching- Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Programming on Substitution and Transposition techniques. Self-study topics: Security Mechanisms, Services and Attacks. RBT Level: L1, L2, L3	
Module-3		

Block Ciphers : Traditional Block Cipher structure, Data encryption standard (DES) (Text 1: Chapter 2: Section1, 2) The AES Cipher. (Text 1: Chapter 4: Section 2, 3, 4) More on Number Theory : Prime Numbers, Fermat's and Euler's theorem, discrete logarithm. (Text 1: Chapter 7: Section 1, 2, 5)		
Teaching- Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Implementation of SDES using programming languages like C++/Python/Java/Scilab. Self-study topics: DES S-Box- Linear and differential attacks RBT Level: L1, L2, L3	
	Module-4	
ASYMMETRIC Key Exchange, Section 1, 3, 4)	CIPHERS : Principles of Public-Key Cryptosystems, The RSA algorithm, Diffie - Hellman Elliptic Curve Arithmetic, Elliptic Curve Cryptography (Text 1: Chapter 8, Chapter 9:	
Teaching- Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Implementation of Asymmetric key algorithms using programming languages like C++/Python/Java/Scilab Numerical examples on Elliptic Curve Cryptography RBT Level: L1, L2, L3	
	Module-5	
Pseudo-Rando Linear Congru ciphers, Strean Gifford, Algorit	om-Sequence Generators and Stream Ciphers: ential Generators, Linear Feedback Shift Registers, Design and analysis of stream n ciphers using LFSRs, A5, Hughes XPD/KPD, Nanoteq, Rambutan, Additive generators, hm M, PKZIP (Text 2: Chapter 16)	
Teaching- Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Implementation of simple stream ciphers using programming languages like C++/Python/Java/Scilab. RBT Level: L1, L2, L3	
 Course outcomes (Course Skill Set) At the end of the course the student will be able to: Explain traditional cryptographic algorithms of encryption and decryption process. Use symmetric and asymmetric cryptography algorithms to encrypt and decrypt the data. Apply concepts of modern algebra in cryptography algorithms. Design pseudo random sequence generation algorithms for stream cipher systems. 		
Assessment De	tails (both CIE and SEE)	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.		
Continuous Int	ernal Evaluation:	
Three Unit Tests	s each of 20 Marks (duration 01 hour)	
1. First test at the end of 5 th week of the semester		
2. Second test at the end of the 10 th week of the semester		
3. Third test at the end of the 15 th week of the semester		
1 Wo assignments each of 10 Marks		
 First assignment at the end of 9th week of the comester Second assignment at the end of 9th week of the comestor 		
Groun discussio	n/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20	
Marks (duration 01 hours)		
6. At the end of the 13 th week of the semester		
The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- William Stallings , "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
- 2. Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X.

Reference Books:

- 1. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.
- 2. Cryptography and Network Security, Atul Kahate, TMH, 2003.

Web links and Video Lectures (e-Resources)

https://nptel.ac.in/courses/106105031

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

VI Semester

Python Programming			
Course Code	21EC643	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- To learn programming using Python
- Develop application using Python

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop student's theoretical and programming skills.
- 2. State the need for learning Programming with real-life examples.
- 3. Support and guide the students for self-study.
- 4. You will also be responsible for assigning homework, grading assignments and quizzes, and documenting students' progress
- 5. Encourage the students for group learning to improve their creative and analytical skills.
- 6. Show short, related video lectures in the following ways:
 - As an introduction to new topics (pre-lecture activity).
 - As a revision of topics (post-lecture activity).
 - As additional examples (post-lecture activity).
 - As an additional material of challenging topics (pre-and post-lecture activity).
 - As a model solution of some exercises (post-lecture activity).

Module-1

Python Basics, Python language features, History, Entering Expressions into the Interactive Shell, The Integer, Floating-Point, and String Data Types, String Concatenation and Replication, Storing Values in Variables, Your First Program, Dissecting Your Program, Flow control, Boolean Values, Comparison Operators, Boolean Operators, Mixing Boolean and Comparison Operators, Elements of Flow Control, Program Execution, Flow Control Statements, Importing Modules, Ending a Program Early with sys.exit(), Functions, def Statements with Parameters, Return Values and return Statements, The None Value, Keyword Arguments and print(), Local and Global Scope, The global Statement, Exception Handling, A Short Program: Guess the Number

Textbook 1: Chapters 1 – 3

Teaching-Learning Process	Chalk and talk method, Simulation of modulation techniques RBT Level: L1, L2, L3
	Module-2
Data Structures: Lists with Strings, Useful S Real-World Things, M Textbook 1: Chapters	:: The List Data Type, Working with Lists Strings: Manipulating Strings, Working String Methods Tuples and Dictionaries, basics Using Data Structures to Model anipulating Strings. 4 – 6
Teaching-Learning Process	Chalk and talk method/Power point presentation

	Module-3
Pattern Matching wi Finding Patterns of T The findall() Method, Characters, The Wild	th Regular Expressions, Finding Patterns of Text Without Regular Expressions, 'ext with Regular Expressions, More Pattern Matching with Regular Expressions,, Character Classes, Making Your Own Character Classes, The Caret and Dollar Sign card Character, Review of Regex Symbols.
Reading and Writing Saving Variables with Textbook 1: Chapters	Files, Files and File Paths, The os.path Module, The File Reading/Writing Process, the shelve Module, Saving Variables with the pprint. pformat() Function 7, 8
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation RBT Level: L1, L2, L3
	Module-4
Classes and objects: Objects are mutable versus planning, Cla The init method, The Textbook 2: Textbool	Programmer-defined types, Attributes, Rectangles, Instances as return values, , Copying, Classes and functions: Time, Pure functions, Modifiers, Prototyping sses and methods: Object-oriented features, Printing objects, Another example, _str method, Operator overloading, Type-based dispatch, Polymorphism. & 2: Chapters 15 – 18
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation RBT Level: L1, L2, L3
	Module-5
urllib, Parsing html a using urllib, XML, P Service, Security & A database table, SQL, S kinds of Keys, JOIN Text book : Chapter 2	nd scraping the web, Parsing HTML using RE, BeautifulSoup, Reading binary files arsing XML, Looping through nodes, JSON, Parsing JSON, API, geocoding Web API usage, What is database?, Database Concepts, Database Browser, Creating a Spidering Twitter, Basic data modeling, Programming with multiple tables, Three 2, 13, 15
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3
Course outcomes (Co	ourse Skill Set)
At the end of the cours	e the student will be able to:
1. To acquire programming skills in Python 2. To demonstrate data structure representation using Python	
3. To develop the skill of pattern matching and files in Python	
4. To acquire Object Oriented Skills in Python	
5. To develop the ability to write database applications in Python	
Assessment Details (The weightage of Cont	both CIE and SEE) inuous 5 End Examination) taken together.
Continuous Internal	Evaluation:
Three Unit Tests each	of 20 Marks (duration 01 hour)
1. First test at the end of 5 th week of the semester	
2. Second test at the end of the 10 th week of the semester	
3. Third test at t	he end of the 15 th week of the semester
Two assignments each	of 10 Marks
4. First assignm	ent at the end of 4 th week of the semester
5. Second assign	ment at the end of 9 th week of the semester
Group discussion/Sem	inar/quiz any one of three suitably planned to attain the COs and POs for ${f 20}$
Marks (duration 01 l	iours)

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- Al Sweigart, "Automate the Boring Stuff with Python",1st Edition, No Starch Press, 2015. (Available under CC-BY-NC-SA license at https://automatetheboringstuff.com/) (Chapters 1 to 8)
- Allen B Downey, "Think Python: How to Think Like a Computer Scientist", 2nd Edition, Green Tea Press, 2015. (Available under CC-BY-NC license at http://greenteapress.com/thinkpython2/thinkpython2.pdf) (Chapters 15 18) (Download pdf/html files from the above links)
- 3. Charles R. Severance, "Python for Everybody: Exploring Data Using Python 3", 1st, Create Space Independent Publishing Platform, 2016

Web links and Video Lectures (e-Resources)

- <u>https://www.youtube.com/watch?v=_xQNeOTRyig</u>
- <u>https://www.youtube.com/watch?v=kqtD5dpn9C8</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Write a program to generate Fibonacci series
- Write a program to find factorial of a number using function.
- Write a menu driven program to implement stack using Lists
- Create a DB using dictionaries containing key as USN and related fields containing Name, gender, Marks1, Marks2 & Marks3 of students. Implement the following functions to perform i) Update Name/gender/marks ii) search for usn and display the relevant fields iii) delete based on search for name iv)generate the report with avg marks more than 70%
- Write a program to implement search and replace multiple occurrences of a given substring in the main string in a list.
- Write a function called most_frequent that takes a string and prints the letters in decreasing order of frequency.
- Write a program that reads a file, display the contents, builds a histogram of the words in the file and print most common words in the file.
- Write a program that searches a directory and all of its subdirectories, recursively, and returns a list of complete paths for all files with a given suffix.

- Write python code to extract From: and To: Email Addresses from the given text file using regular expressions. <u>https://www.py4e.com/code3/mbox.txt</u>.
- Consider the sentence *"From rjlowe@iupui.edu Fri Jan 4 14:50:18 2008"*, Write python code to extract email address and time of the day from the given sentence
- Write a program to read, display and count number of sentences of the given file.
- Write a program that gets the current date and prints the day of the week.
- Write a function called print_time that takes two Time objects and prints total time it in the form hour:minute:second.
- Write a program that takes a birthday as input and prints the user's age and the number of days, hours, minutes and seconds until their next birthday.

VI Semester

Micro Electro Mechanical Systems			
Course Code	21EC644	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3: 0 :0 : 1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- **Preparation**: To prepare students with fundamental knowledge/ overview in the field of Micro Electro Mechanical Systems.
- **Core Competence**: To equip students with a basic foundation in electronic engineering, mechanical engineering, electrical engineering, chemistry, physics and mathematics fundamentals required for comprehending the operation and application of MEMS circuits, design.
- **Professionalism & Learning Environment:** To inculcate in students an ethical and professional attitude by providing an academic environment inclusive of effective communication, teamwork, ability to relate engineering issues to a broader social context, and life-long learning needed for a successful professional career.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes
- 2. Show Video/animation films to explain the functioning of various
- 3. Encourage collaborative (Group) Learning in the class to promote critical thinking
- 4. Topics for seminars on several MEMS related topics and their applications
- 5. Encourage the students to take up mini projects and main projects
- 6. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Overview of MEMS and Microsystems: MEMS and Microsystem, Typical MEMS and Microsystems Products, Evolution of Microfabrication, Microsystems and Microelectronics, Multidisciplinary Nature of Microsystems, Miniaturization. Applications and Markets.

Text1: 1.1, 1.2, 1.3, 1.4, 1.5, 1.6, 1.7, 1.8, 1.9

Teaching-	Chalk and talk method, Animation of MEMS products and applications
Learning Process	RBT Level: L1, L2, L3

Module-2

Working Principles of Microsystems: Introduction, Microsensors, Micro actuation, MEMS with Micro actuators, Micro accelerometers, Microfluidics. **Text1: 2.1,2.2, 2.3, 2.4, 2.5, 2.6**

Engineering Science for Microsystems Design and Fabrication: Introduction, Atomic Structure of Matter, Ions and Ionization Molecular Theory of Matter and Intermolecular Forces, Plasma Physics, Electrochemistry. **Text1**: **3.1**, **3.2**, **3.3**, **3.4**, **3.7**, **3.8**

Teaching-	PowerPoint Presentation, YouTube videos, Animations of MEMS Micro sensors, Micro
Learning	actuators, Micro accelerometers and Microfluidics, molecules, Ions and matter
Process	RBT Level: L1, L2, L3

	Module-3
Engineering	g Mechanics for Microsystems Design: Introduction, Static Bending of Thin Plates,
Mechanical	Vibration, Thermo mechanics, Fracture Mechanics, Thin Film Mechanics, Overview on
Finite Eleme	nt Stress Analysis. Text1: 4.1,4.2,4.3,4.4,4.5,4.6,4.7
Teaching-	Chalk and talk method, Power Point Presentations and supporting YouTube Videos
Learning	Solve numericals related to Thin Plates, and Vibration.
Process Self study topics: solve numericals related to other topics	
	RBT Level: L1, L2, L3
	Module-4
Scaling Laws	s in Miniaturization: Introduction, Scaling in Geometry, Scaling in Rigid-Body Dynamics,
Scaling in Ele	ectrostatic Forces, Scaling in Electromagnetic Forces, Scaling in Electricity, Scaling in Fluid
Mechanics, So	caling in Heat Transfer. Text1: 6.1, 6.2,6.3,6.4,6.5,6.6,6.7,6.8
Teaching-	Chalk and Talk Method, You Tube Videos, Solve numericals related to scaling in Geometry
Learning	Self study topics: solve numericals of other topics
Process	RBT Level: L1, L2, L3
	Module-5
Overview of	Micromanufacturing: Introduction, Bulk Micromanufacturing, Surface Micromachining,
The LIGA Pro	cess, Summary on Micromanufacturing. Text1: 9.1,9.2,9.3,9.4,9.5
Microsystem	Packaging: Introduction, Overview of Mechanical Packaging of Microelectronics,
Microsystem	Packaging. Text1: 11.1,11.2, 11.3
Teaching-	Power Point Presentation, YouTube videos, Animation of MEMS micromanufacturing
Learning	Supporting animation videos on packaging
Process	RBT Level: L1, L2, L3
Course outco	omes (Course Skill Set)
At the end of	the course the student will be able to:
1. Apprecia	ate the technologies related to Micro Electro Mechanical Systems.
2. Underst	and design and fabrication processes involved with MEMS devices.
3. Analyse	the MEMS devices and develop suitable mathematical models
4. KIIOW Va	Details (both CIE and SEE)
The weighter	a of Continuous Internal Evaluation (CIE) is 50% and for Somestor End Evam (SEE) is 50%
The weightag	c of continuous internal Evaluation (CE) is 50% and for semester End Exam (SEE) is 50%.
shall be deen	and to have satisfied the academic requirements and earned the credits allotted to each
subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end	
evamination (SEF) and a minimum of 40% (40 marks out of 100) in the sum total of the CIF (Continuous	
Internal Evaluation) and SEE (Semester End Examination) taken together	
Continuous I	nternal Evaluation:
Three Unit Te	ests each of 20 Marks (duration 01 hour)
1. First	test at the end of 5 th week of the semester
 Second test at the end of the 10th week of the semester 	
3. Third	l test at the end of the 15 th week of the semester
Two assignm	ents each of 10 Marks
4. First	assignment at the end of 4 th week of the semester
5. Secon	nd assignment at the end of 9 th week of the semester
Group discuss	sion/Seminar/quiz any one of three suitably planned to attain the COs and POs for ${f 20}$
Marks (dura	tion 01 hours)
6. At th	e end of the 13 th week of the semester
The sum of th	ree tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks
and will be sc	aled down to 50 marks

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

Tai-Ran Hsu, MEMS and Micro systems: Design and Manufacture, 1st Ed, Tata Mc Graw Hill.

Reference Books:

- 1. Hans H Gatzen, Volker Saile, JurgLeuthold, Micro and Nano Fabrication: Tools and Processes, Springer, 2015.
- 2. **Dilip Kumar Bhattacharya, Brajesh Kumar Kaushik**, Microelectromechanical Systems (MEMS), Cengage Learning.
- 3. Chang Liu, Foundations of MEMS, Pearson Ed.

Activity Based Learning (Suggested Activities in Class) / Practical Based learning

• Develop mini projects and Final year projects using MEMS components to address the real world problems

VII Semester

Advanced VLSI			
Course Code	21EC71	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Learn overview of VLSI design flow
- Emphasise on Back end VLSI design flow
- Learn basics of verification with reference to System Verilog

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

	Module-1	
Introduction to ASICs : Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries. CMOS Logic: Data path Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carry select, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells, Cell Compilers. Text Book 1		
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	RBT Level: L1, L2, L3	
	Module-2	
 Floor planning and placement: Goals and objectives, Measurement of delay in Floor planning, Floor planning tools, Channel definition, I/O and Power planning and Clock planning. Placement: Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow. Routing: Global Routing: Goals and objectives, Global Routing Methods, Global routing between blocks, Back annotation. Text Book 1 		
Teaching-Learning	Chalk and talk method, Power point presentation	
RBT Level: L1, L2, L3		

	Module-3
Verification Guidelin methodology basics, co components, layered te Data Types: Built in I array methods, choosin type conversion, Enumo Text Book 2	es: The verification process, basic test bench functionality, directed testing, constrained random stimulus, randomization, functional coverage, test bench estbench. Data types, fixed and dynamic arrays, Queues, associative arrays, linked lists, ng a type, creating new types with type def, creating user defined structures, erated types, constants and strings, Expression width.
Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3
	Module-4
Procedural Statement Task and function ove values. Connecting the test be Stimulus timing, Interfa Text Book 2	ts and Routines : Procedural statements, Tasks, Functions and void functions, erview, Routine arguments, returning from a routine, Local data storage, time ench and design : Separating the test bench and design, The interface construct, ace driving and sampling, System Verilog assertions.
Teaching-Learning()Process1	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
I	Module-5
number functions, Com Functional Coverage: Cover group and Trigg Coverage options, Analy Text Book 2	amon randomization problems, Random Number Generators. Coverage types, Coverage strategies, Simple coverage example, Anatomy of gering a Cover group, Data sampling, Cross coverage, Generic Cover groups, yzing coverage data, measuring coverage statistics during simulation.
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Course outcomes (Course At the end of the course 1. Understand VLS 2. Describe the course 3. Create floor plan 4. Will have better 5. Learn verification Assessment Details (both The weightage of Continn The minimum passing	rse Skill Set) the student will be able to: SI design flow ncepts of ASIC design methodology n including partition and routing with the use of CAD algorithms r insights into VLSI back-end design flow on basics and System Verilog oth CIE and SEE) nuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. nark for the CIE is 40% of the maximum marks (20 marks out of 50). A student ve satisfied the academic requirements and earned the credits allotted to each student secures not less than 35% (18 Marks out of 50) in the semester-end a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous d SEE (Semester End Examination) taken together. valuation: f 20 Marks (duration 01 hour) end of 5 th week of the semester he end of the 10 th week of the semester e end of the 15 th week of the semester of 10 Marks

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Michael John Sebastian Smith, Application Specific Integrated Circuits, Addison-Wesley Professional, 2005.
- 2. Chris Spear, System Verilog for Verification A guide to learning the Test bench language features, Springer Publications, Second Edition, 2010.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Use EDA tool to design basic Analog blocks like amplifiers and 4-bit RAM
- Prepare a white paper on ASIC design flow referring to literatures of Cadence and Synopsys EDA tools
- Mini project using System Verilog

VII Semester

Optical & Wireless Communication				
Course Code	21EC72	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	2:0:0:1	SEE Marks	50	
Total Hours of Pedagogy30Total Marks100				
Credits 2 Exam Hours 3				
Non-MCO pattern of CIE and SEE				

Course objectives:

This course will enable students to:

- Learn the basic principle of optical fiber communication with different modes of light propagation.
- Understand the transmission characteristics and losses in optical fiber.
- Study of optical components and its applications in optical communication networks.
- Understand the concepts of propagation over wireless channels from a physics standpoint
- Understand the multiple access techniques used in cellular communications standards.
- Application of Communication theory both Physical and networking to understand GSM systems that handle mobile telephony.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Optical Fiber Structures: Optical Fiber Modes and Configurations, Mode theory for circular waveguides, Single mode fibers, Fiber materials.

Attenuation and Dispersion: Attenuation, Absorption, Scattering Losses, Bending loss, Signal Dispersion: Modal delay, Group delay, Material dispersion.

[Text1: 3.1, 3.2, 2.3[2.3.1 to 2.3.4], 2.4[2.4.1, 2.4.2], 2.5, 2.7].

	RBT Level: L1, L2, L3
Process	
Teaching-Learning (Chalk and talk method, Power point presentation

Optical Sources and detectors: Light Emitting Diode: LED Structures, Light source materials, Quantum efficiency and LED power, Laser Diodes: Modes and threshold conditions, Rate equations, External quantum efficiency, Resonant frequencies, Photodetectors: The pin Photodetector, Avalanche Photodiodes.

WDM Concepts: Overview of WDM, Isolators and Circulators, Fiber grating filters, Dielectric thin-film filters, Diffraction Gratings. [Text1: 4.2, 4.3, 6.1, 10.1, 10.3, 10.4, 10.5, 10.7] Chalk and talk method, Power point presentation **Teaching-Learning** Process **RBT Level:** L1, L2, L3 Module-3 Mobile Communication Engineering: Wireless Network generations, Basic propagation Mechanisms, Mobile radio Channel. Principles of Cellular Communications: Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Frequency Reuse Distance, Cochannel Interference and signal quality. [Text2: 1.4, 2.4, 2.5, 4.1 to 4.4, 4.6, 4.7] **Teaching-Learning** Chalk and talk method, Power point presentation Process RBT Level: L1, L2, L3 Module-4 Multiple Access Techniques: FDMA, TDMA, CDMA, SDMA, Hybrid Multiple Access Techniques, Multicarrier Multiple Access Schemes. A Basic Cellular System: A basic cellular system connected to PSTN, Parts of basic cellular system, Operation of a cellular system. [Text2: 8.2, 8.3, 8.4.5, 8.5, 8.6, 8.10, 9.2.2, 9.2.3, 9.3] **Teaching-Learning** Chalk and talk method, Power point presentation Process **RBT Level:** L1, L2, L3 Module-5 Global System for Mobile (GSM): GSM Network Architecture, GSM signalling protocol architecture, Identifiers used in GSM system, GSM Channels, Frame structure for GSM, GSM Call procedures, GSM hand-off Procedures, GSM Services and features. [Text2: 11.1, 11.2, 11.3, 11.4, 11.5, 11.8, 11.9. 11.10] **Teaching-Learning** Chalk and talk method, Power point presentation Process RBT Level: L1, L2, L3 **Course outcomes (Course Skill Set)** At the end of the course the student will be able to: 1. Classification and characterization of optical fibers with different modes of signal propagation. Describe the constructional features and the characteristics of optical fiber and optical devices used for signal transmission and reception. 3. Understand the essential concepts and principles of mobile radio channel and cellular communication. 4. Describe various multiple access techniques used in wireless communication systems. 5. Describe the GSM architecture and procedures to establish call set up, call progress handling and call tear down in a GSM cellular network. **Assessment Details (both CIE and SEE)** The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together **Continuous Internal Evaluation (CIE):** CIE will be the same as other core theory courses.

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course. Semester End Examination (SEE): For non-MCQ pattern of CIE and SEE **Continuous Internal Evaluation (CIE):** At the beginning of the semester, the instructor/faculty teaching the course has to announce the methods of CIE for the course. Three Unit Tests each of **20 Marks (duration 01 hour)** 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20** Marks (duration 01 hours) 6. At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course. **Semester End Examination:** Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (duration 03 hours) 1. The question paper will have ten questions. Each question is set for 20 marks. 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module. The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks Suggested Learning Resources: **Text Books** 1. Gerd Keiser, Optical Fiber Communication, 5th Edition, McGraw Hill Education (India) Private Limited, 2016. ISBN:1-25-900687-5. 2. T L Singal, Wireless Communications, McGraw Hill Education (India) Private Limited, 2016, ISBN:0-07-068178-3. **Reference Books** 1. John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3 2. Theodore Rappaport, Wireless Communications: Principles and Practice, 2nd Edition, Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0. 3. Gary Mullet, Introduction to Wireless Telecommunications Systems and Networks, First Edition, Cengage Learning India Pvt Ltd., 2006, ISBN - 13: 978-81-315-0559-5.

VII Semester

Optical & Satellite Communication			
Course Code	21EC751	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives: This course will enable students to:

- Learn the basic principle of optical fiber communication with different modes of light propagation.
- Understand the transmission characteristics and losses in optical fiber.
- Study of optical components and its applications in optical communication networks.
- Understand the basic principle of satellite orbits and trajectories.
- Study of electronic systems associated with a satellite and the earth station.
- Study satellite applications focusing various domains services such as remote sensing, weather forecasting and navigation.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

	Module-1
Γ	Optical Fiber Structures: Optical Fiber Modes and Configurations, Mode theory for circular
	waveguides, Single mode fibers, Fiber materials, Photonic Crystal Fibers, Fiber Optic Cables.
	Attenuation and Dispersion: Attenuation: Absorption, Scattering Losses, Bending loss, Signal
	Dispersion: Modal delay, Group delay, Material dispersion.
	[Text1 : 2.3[2.3.1 to 2.3.4], 2.4[2.4.1, 2.4.2],2.5, 2.7,2.8, 2.11, 3.1, 3.2].
	Challe and talls mathed Descen Deint Descentation

	M 1 1 0
1100005	RBT Level: L1, L2, L3
Process	Self-study topics: Optical Spectral bands, Basic optical laws and definitions.
Teaching-Learning	Chalk and talk method, Power Point Presentation.

Module-2

Optical Sources and detectors: Light Emitting Diode: LED Structures, Light source materials, Quantum efficiency and LED power, Laser Diodes: Modes and threshold conditions, Rate equations, External quantum efficiency, Resonant frequencies, Photodetectors: The pin Photodetector, Avalanche Photodiodes.

WDM Concepts: Overview of WDM, Isolators and Circulators, Fiber grating filters, Dielectric thin-film filters, Diffraction Gratings.

Optical Amplifiers: Basic Applications and types, Erbium doped fiber amplifiers. [Text1: 4.2 ,4.3, 6.1, 10.1, 10.3, 10.4, 10.5, 10.7, 11.1, 11.3.1,11.3.2]		
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	Self-study topics: Raman Amplifiers.	
	RBT Level: L1, L2, L3	
	Module-3	
Satellite Orbit and T	Frajectories: Definition, Basic Principles, Orbital parameters, Injection velocity	
and satellite trajectory	r, Types of Satellite orbits. [Text2: 2.1, 2.2, 2.3,2.4,2.5]	
Satellite In-orbit Ope	erations: Orbital perturbations, Satellite stabilization, Orbital effects on satellite's	
performance, Eclipses,	, Look angles: Azimuth angle, Elevation angle. [Text2: 3.3, 3.4, 3.5, 3.6, 3.7]	
Teaching-Learning	Chalk and talk method, Power Point Presentation.	
Process	Self-study topics: Satellite launch sequence.	
	RBT Level: L1, L2, L3	
	Module-4	
Satellite Hardware: S Telemetry and comma	Satellite Subsystems, Power supply subsystem, Attitude and Orbit control, Tracking, and subsystem, Payload. [Text2: 4.1, 4.5, 4.6, 4.7,4.8]	
Earth Station: Type	s of earth station, Architecture, Design considerations, Testing, Earth station	
Hardware, Satellite tra	acking. [Text2: 8.1, 8.2, 8.3,8.4,8.5,8.6]	
Teaching-Learning	Chalk and talk method, Power Point Presentation.	
Process	Self-study topics: Mechanical structure and propulsion subsystem	
	RBT Level: L1, L2, L3	
	Module-5	
Communication Sate Terrestrial Networks,	llites: Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Satellite Television, Satellite Data Communication Services.	
Applications: Remot Satellites: Overview, F	te Sensing Satellites: Classification, Orbits, payloads. Weather Forecasting undamentals, orbits and payload. Global Positioning Satellite System.	
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	Self-study topics: Regional, National and International Satellite systems	
	RBT Level: L1, L2, L3	
 Course outcomes (Course Skill Set) At the end of the course the student will be able to: Classification and characterization of optical fibers and devices used for optical communication. Understand the principle of operation of optical devices used for multiplexing and amplification of light. Describe the satellite orbits and its trajectories with the definitions of parameters associated with it. Describe the electronic hardware systems associated with the satellite subsystem and earth station. Understand the functioning of satellites for communication, remote sensing, and weather and navigation applications. Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each		
subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)		
1. First test at th	1. First test at the end of 5 th week of the semester	

- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Gerd Keiser, Optical Fiber Communication, 5th Edition, McGraw Hill Education (India) Private Limited, 2016. ISBN:1-25-900687-5.
- 2. Anil K Maini, Varsha Agrawal, Satellite Communication, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.

Reference Books:

- 1. John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3
- 2. Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2nd Edition, Wiley India Pvt. Ltd , 2017, ISBN: 978-81-265-0833-4
- 3. Dennis Roddy, Satellite Communications, 4th Edition, McGraw- Hill International edition, 2006.

VII Semester

ARM Embedded Systems			
Course Code	21EC752	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

This course will enable students to:

- Explain the architectural features and instructions of 32 bit ARM microcontroller
- Develop Programs using the various instructions of ARM for different Applications.
- Understand the basic hardware components and their selection method based on the characteristics and
- Attributes of an embedded system.
- Develop the hardware software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 8. Give programming assignments.

Module-1 ARM Embedded System: RISC Design Philosophy, ARM design Philosophy, Embedded System hardware and Embedded System software. ARM Processor Fundamentals: Registers, Current Program Status Registers, Pipeline, Exceptions, Interrupts and the Vector table, Core Extensions, Architecture Revisions, ARM processor families (Text1 : Chapter 1 and Chapter 2) **Teaching-Learning** Chalk and talk method, Power point presentation Process RBT Level: L1, L2, L3 Module-2 ARM Instructions: Introduction, Data Processing Instructions, Branch Instructions, Load - Store Instructions Software Instructions, Program Status Register Instructions, Conditional Execution. **Thumb Instructions**: Thumb register usage, ARM – Thumb Interworking, Other branch Instructions, Data Processing instructions, Single and Multiple Register Load Store Instructions, Stack Instructions, Software Interrupt Instructions.

(Text1: Chapter 3 and chapter 4,)

Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3	
Module-3		
Embedded System Components : Embedded Vs General computing system, Classification of Embedded systems, Major applications and purpose of ES. Elements of an Embedded System (Block diagram and explanation), Differences between RISC and CISC, Harvard and Princeton, Big and Little Endian formats, Memory (ROM and RAM types), Sensors, Actuators, Optocoupler, Communication Interfaces (I2C, SPI, IrDA, Bluetooth, Wi-Fi, Zigbee only)		
(Text 2: All the Topic 2.2.2.3, 2.3 to 2.3.2, 2.	cs from Ch-1 and Ch-2 (Fig and explanation before 2.1) 2.1.1.6 to 2.1.1.8, 2.2 to 3.3.3, selected topics of 2.4.1 and 2.4.2 only).	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3	
	Module-4	
Embedded System Design Concepts : Characteristics and Quality Attributes of Embedded Systems, Operational and non-operational quality attributes, Embedded Systems-Application and Domain specific, Hardware Software Co-Design and Program Modeling (excluding UML), Embedded firmware design and development (excluding C language). Text 2: Ch-3, Ch-4 (4.1, 4.2.1 and 4.2.2 only), Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only)		
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	RBT Level: L1, L2, L3	
	Module-5	
RTOS and IDE for Embedded System Design : Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program), How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil), Disassembler/decompiler, simulator, emulator and debugging techniques (Text 2: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2, 10.8.2.2, 10.10 only), Ch-12, Ch-13 (a block diagram before 13.1, 13.4, 13.5, 13.6 only)		
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3	
 Course outcomes (Course Skill Set) At the end of the course the student will be able to: Describe the architectural features and instructions of 32 bit microcontroller ARM Cortex M3. Apply the knowledge gained for Programming ARM Cortex M3 for different applications. Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system. Develop the hardware software co-design and firmware design approaches. Explain the need of real time operating system for embedded system applications. Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. 		

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Andrew N Sloss, "ARM System Developer's guide", Elsevier Publications, 2016
- 2. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2nd Edition.

Reference Books:

- 1. James K Peckol, "Embedded systems- A contemporary design tool", John Wiley, 2008.
- Yifeng Zhu, "Embedded Systems with Arm Cortex-M Microcontrollers in Assembly Language and C", 2nd Ed., Man Press LLC ©, 2015.
- 3. K V K K Prasad, "Embedded real time systems", Dreamtech publications, 2003.
- 4. Rajkamal, "Embedded Systems", 2nd Edition, McGraw hill Publications, 2010.

VII Semester

Basic Digital Image Processing			
Course Code	21EC753	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:2:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Understand the fundamentals of digital image processing
- Understand the image enhancement techniques in spatial domain used in digital image processing
- Understand the frequency domain enhancement techniques in digital image processing
- Understand the Color Image Processing in digital image processing
- Understand the image restoration techniques and methods used in digital image processing

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Show Video/animation films to explain the functioning of various image processing concepts.
- 2. Encourage cooperative (Group) Learning through puzzles, diagrams, coding etc., in the class.
- 3. Encourage students to ask questions and investigate their own ideas helps improve their problem-solving skills as well as gain a deeper understanding of academic concepts.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Students are encouraged to do coding based projects to gain knowledge in image processing.
- 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 7. Topics will be introduced in multiple representations.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 9. Arrange visits to nearby PSUs such as CAIR(DRDO), NAL, BEL, ISRO, etc., and small-scale software industries to give industry exposure.

	Module-1	
Digital In	nage Fundamentals: What is Digital Image Processing?, Origins of Digital Image Processing,	
Examples	of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an	
Image Pr	ocessing System, Elements of Visual Perception, Image Sensing and Acquisition, Image	
Sampling and Quantization, Some Basic Relationships Between Pixels.		
[Text 1: Chapter 1, Chapter 2: Sections 2.1 to 2.5]		
Teaching- Learning ProcessChalk and talk method, PowerPoint Presentation, YouTube videos, Videos on Image processing applications Self-study topics: Arithmetic and Logical operations Practical topics: Problems on Basic Relationships Between Pixels.RBT Level: L1, L2, L3		
Module-2		
Spatial	Domain: Some Basic Intensity Transformation Functions, Histogram Processing,	
Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters		

[Text 1: Chapter 3: Sections 3.2 to 3.6]

Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos and animations of Intensity Transformation Functions, Histogram Processing, Spatial domain filters. Self-study topics: Point, line and edge detection.		
	Practical topics: Problems on Intensity Transformation Functions, Histogram, Spatial domain filters		
	Module-3		
Frequency	Domain: Basics of Filtering in the Frequency Domain, Image Smoothing and Image		
Sharpening I	Jsing Frequency Domain Filters.		
[Text 1: Cha	pter 4: Sections 4.7 to 4.9]		
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos on frequency domain filtering, Color image processing. Self-study topics: Basic concept of segmentation. Practical topics: Problems on Image smoothing and sharpening RBT Level: L1, L2, L3		
	Module-4		
Color Image	Processing: Color Fundamentals, Color Models, Pseudo-color Image Processing.		
[Text 1: Cha	pter 6: Sections 6.1 to 6.3]		
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos on Color image		
Process	RBT Level: L1, L2, L3		
	Module-5		
Restoration	: A model of the Image Degradation/Restoration Process, Noise models, Restoration in the		
Presence of Minimum Me	Noise Only using Spatial Filtering and Frequency Domain Filtering, Inverse Filtering, ean Square Error (Wiener) Filtering.		
[Text 1: Cha	pter 5: Sections 5.1, to 5.4.3, 5.7, 5.8]		
Teaching- Learning	Chalk and talk method, PowerPoint Presentation, YouTube videos on Noise models, filters and its applications.		
Process	Self-study topics: Linear position invariant degradation, Estimation of degradation function.		
	RBT Level: L1, L2, L3		
Course outc	ome (Course Skill Set)		
1. Understa	1. Understand image formation and the role of human visual system plays in perception of grav and		
color image data.			
2. Apply image processing techniques in spatial domains.			
 Apply image processing techniques in frequency (Fourier) domains. Conduct independent study and applying of Image Enhancement techniques. 			
4. Conduct independent study and analysis of image Enhancement techniques. Assessment Details (both CIE and SEE)			
The weightag The minimum shall be dee subject/ cou examination Internal Eval	ge of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. n passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student med to have satisfied the academic requirements and earned the credits allotted to each rse if the student secures not less than 35% (18 Marks out of 50) in the semester-end (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous uation) and SEE (Semester End Examination) taken together.		
Continuous	Internal Evaluation:		

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester

3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

Digital Image Processing- Rafael C Gonzalez and Richard E Woods, PHI, 3rd Edition, 2010.

Reference Books:

- 1. Digital Image Processing- S Jayaraman, S Esakkirajan, T Veerakumar, Tata McGraw Hill, 2014.
- 2. Fundamentals of Digital Image Processing- A K Jain, PHI Learning Private Limited 2014.

Web links and Video Lectures (e-Resources)

- Image databases, https://imageprocessingplace.com/root_files_V3/image_databases.htm
- Student support materials, https://imageprocessingplace.com/root_files_V3/students/students.htm
- NPTEL Course, Introduction to Digital Image Processing, https://nptel.ac.in/courses/117105079
- Computer Vision and Image Processing, https://nptel.ac.in/courses/108103174
- Image Processing and Computer Vision Matlab and Simulink,

https://in.mathworks.com/solutions/image-video-processing.html

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Simulink models for Image processing

VII Semester

Basic Digital Signal Processing			
Course Code	21EC754	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

This course will enable students to:

- **Preparation**: To prepare students with fundamental knowledge/ overview in the field of Signal Processing
- **Core Competence**: To equip students with a basic foundation of Signal Processing by delivering the mathematical description of discrete time signals and systems, classifying signals into different categories based on their properties, analyzing Linear Time Invariant (LTI)systems in time and transform domains, basics of FIR & IIR Filter Design

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the different concepts Digital Signal Processing.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in a multiple representation.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes
- 10. Give Programming Assignments.

Module-1		
Signal Definition, Signal Classification, System definition, System classification, for both continuous time and discrete time, Definition of LTI systems (Chapter1)		
Teaching- LearningChalk and talk method, YouTube videos, Flipped Class Technique, Programming assignmentsProcessRBT Level: L1, L2, L3		
Module-2		
Introduction to Fourier Transform, Fourier Series, Relating the Laplace Transform to Fourier Transform, Frequency response of continuous time systems (Chapter3)		
Teaching- LearningChalk and talk method, YouTube videos, Flipped Class Technique, Programming assignmentsProcessRBT Level: L1, L2, L3		

	Module-3
Frequency r implementat	response of ideal analog filters, Salient features of Butterworth filters Design and ion of Analog Butterworth filters to meet given specifications (Chapter8)
Teaching- Learning	Chalk and talk method, YouTube videos, Flipped Class Technique, Programming assignments
Process	RBT Level: L1, L2, L3
	Module-4
Sampling Th sampling, Th analog and d	eorem- Statement and proof, converting the analog signal to a digital signal, Practical ne Discrete Fourier Transform, Properties of DFT, Comparing the frequency response of igital systems (FFT not included) (Chapter 3,4)
Teaching- Learning	Chalk and talk method, YouTube videos, Flipped Class Technique, Programming assignments
Process	RBT Level: L1, L2, L3
	Module-5
Definition of Butterworth High pass F designed filte	FIR and IIR filters, Frequency response of ideal digital filters. Transforming the Analog filter to the Digital IIR Filter using BLT to meet given specifications. Design of Low pass / IR Filters using the Window technique, to meet given specifications, Comparing the er with the desired filter frequency response (Chapter8)
Teaching- Learning Process	Chalk and talk method, Power point presentation, YouTube videos, Flipped Class Technique, Programming assignments
FICESS	RBT Level: L1, L2, L3
 At the end of the course the student will be able to: 1. Understand the continuous time and discrete time signals and systems, in time and frequency domain 2. Apply the concepts of signals and systems to obtain the desired parameter/representation 3. Design analog/digital filters to meet given specifications 4. Design and implement the analog filter using components/suitable simulation tools 5. Design and implement the digital filter (FIR/IIR) using suitable simulation tools, and record the input and output of the filter for the given audio signal 	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation:	
Three Unit Te 1. First 2. Secor 3. Third Two assignme 4. First 5. Secor Group discuss Marks (durat 6. At the The sum of th	sts each of 20 Marks (duration 01 hour) test at the end of 5 th week of the semester ad test at the end of the 10 th week of the semester test at the end of the 15 th week of the semester ents each of 10 Marks assignment at the end of 4 th week of the semester ad assignment at the end of 9 th week of the semester bion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 cion 01 hours) e end of the 13 th week of the semester ree tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks
and will be sc	aled down to 50 marks

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. 'Signals and Systems', Simon Haykin and Barry Van Veen, Wiley.
- 2. "Fundamentals of Digital Signal Processing", Lonnie C Ludeman, John Wiley and Sons, 1986.

Reference Books:

- 3. 'Theory and Application of Digital Signal Processing', Rabiner and Gold
- 4. 'Signals and Systems', Schaum's Outline series
- 5. 'Digital Signal Processing', Schaum's Outline series

Web links and Video Lectures (e-Resources)

By Prof. S C Dutta Roy, IIT Delhi

https://nptel.ac.in/courses/117102060

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Programming Assignments / Mini Projects can be given to improve programming skills

VII Semester

E-waste Management			
Course Code	21EC755	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- **Current Status:** According to a report on e-waste presented by the United Nations (UN) in World Economic Forum on January 24, 2019, the waste stream reached 48.5 MT in 2018. With such a large quantity of e-waste being generated each year, the future of e-waste recycling in India looks pretty bright. The E-waste (Management) Rules, 2016, enacted on October 1, 2017, added over 21 products (Schedule-I) under the purview of the rule.
- **Purview:** This course covers an extensive review of e-waste management in India. With a focus on the evolution of legal frameworks in India and the world, it presents impacts and outcomes; challenges and opportunities; and management strategies and practices to deal with e-waste. It also includes a survey of pan-India initiatives and trajectories of law-driven initiatives for effective e-waste management along with responses from industries and producers.
- **Scope:** There is a considerable scope for e-waste recycling in India. It is not only a solution to help mitigate e-waste management issues, but it also helps to generate employment. With the rise in e-waste recycling plants, the demand for employees with all levels of qualification and skills also increases.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Discuss how every concept can be applied to the real world and when that's possible, it helps to improve the students' understanding.
- 8. Arrange visits to nearby industries to give industry exposure.

Module-1

Sustainable development and e-waste management: Importance of electrical and electronic equipment in a nation's development, and e-waste as toxic companion of digital era, I: Let's understand e-waste, II: E-waste statistics: quantities, collection and recycling, E-waste categories and harmonising statistics, III: An overview on status of e-waste related legislation across the globe; IV: UN initiatives for e-waste management: creating partnerships and achieving Agenda 2030; V: Indian scenario: e-waste generation, collection and recycling.

Module-?		
Process	RBT Level: L1, L2	
Teaching-Learning	Chalk and talk method, YouTube videos.	

Extended producer responsibility: a mainstay for e-waste management: Evolution of concept of 'extended producer responsibility', EPR applied for waste management and extended for e-waste

management, EPR: goals, implementation, and challenges for e-waste management, EPR implemented for e-waste management under the existing regulatory frameworks in different countries, Role of a PRO prescribed in regulatory framework, Considerations for successful implementation of EPR, Challenges in implementation of EPR for e-waste management, Impact of EPR, EPR and e-waste management in India. Toxicity and impacts on environment and human health: Toxicity, recycling, and regulations, I: Environmental concerns, II: Human health concerns. Chalk and talk method, PowerPoint Presentation, More examples relating to **Teaching-Learning** Process applications. **RBT Level:** L1, L2, L3 Module-3 Treating e-waste, resource efficiency, and circular economy: Safe environment, resource use, and circular economy, Circular economy: recycling, resource recovery, and resource efficiency, Potentials of urban mining in circular economy, Recycling and resource efficiency related challenges to the circular economy, Urban mining, recycling, resource use, resource efficiency, and circular economy in India. E-waste management through legislations in India: I: Historical backdrop of regulatory regime for e-waste in India, II: E-waste (management) Rules, 2016 and E-waste (management) Amendment Rules, 2018, III: Analysing performance of EPR and CPCB as regulatory mechanisms, IV: Legal cases and judicial directives. Chalk and talk method, PowerPoint Presentation **Teaching-Learning** Process RBT Level: L1, L2, L3 Module-4 Strategies and initiatives for dealing with e-waste in India: I: Overview of pan-India initiatives for dealing with e-waste during 2000 and 2012, II: Law-driven e-waste management - initiatives by the government, non-government agencies, and judiciary. Chalk and talk method, PowerPoint Presentation. **Teaching-Learning** Process RBT Level: L1, L2, L3 Module-5 Moving towards horizons: I: Legal and judicial domain, II: Economic concerns, III: Environment concerns, IV: Recycling culture/recycling society. **Teaching-Learning** Chalk and talk method, PowerPoint Presentation, More examples relating to Process applications. **RBT Level:** L1, L2, L3 **Course outcome (Course Skill Set)** At the end of the course the student will be able to: 1. Understand the existing discourse on e-waste and its management, statistics across the world, opportunities, and challenges w.r.t. regulatory framework, SDGs, CE, and LCIA (Life Cycle Impact Assessment) and MFA (Material Flow Analysis), Indian scenario. 2. Describe EPR, a regulatory framework for achieving specified goals across different countries and impacts on environment and human health. 3. Explain themes in the context of resource use and sustainable development. Urban mining, informal sector operations and need for resource use policy, financial support for recycling infrastructure building, etc. in Indian context and also explain to what extent - different aspects of e-waste management have been incorporated in the existing regulatory framework in comparison with international legislatures. 4. Identify and infer pan-Indian initiatives dealing with e-waste management, ranging from building knowledge base through research and social action by different stakeholders to technological and legal advancements, and industrial initiatives. Analyse roadmap for the Agenda 2030. 5. Use opportunities and challenges around four domains: legal and judicial domain; economic concerns; recycling culture/society; and environment concerns.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

Varsha Bhagat Gangulay, 'E-Waste Management', Taylor and Francis, 2022.

Web links and Video Lectures (e-Resources)

•https://link.springer.com/book/10.1007/978-3-030-14184-4

•https://rajyasabha.nic.in/rsnew/publication_electronic/E-Waste_in_india.pdf

https://greene.gov.in/wp-content/uploads/2018/01/E-waste-Vol-II-E-waste-Management-Manual.pdf
 https://nptel.ac.in/courses/105105169

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Groups can be made to conduct a survey on the present scenario of India and top 5 countries facing ewaste management challenges.

- Industry visits to give an exposure of the e waste management process and also business.
- Case studies to develop e-waste management models.
- Survey of few e-waste management companies can be carried out and submit report.

VII Semester

Advanced Design Tools for VLSI			
Course Code	21EC731	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Impart knowledge of EDA tools and methodology for FPGA
- Learn principles of IP core for FPGA and embedded systems
- Infer the concept of machine learning in fabrication and physical design

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Arrange visits to nearby PSUs and small-scale communication industries.
- 3. Show Video/animation films to explain the functioning of various techniques.
- 4. Encourage collaborative (Group) Learning in the class
- 5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 7. Topics will be introduced in multiple representations.
- 8. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 9. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Introduction: Introduction, Prologue, EDA: From Methodologies, Algorithms, Tools to Integrated Circuits and Systems, EDA from Halcyon's Days to the Blooming Paradigm of Chip Industry, Categories of the EDA Tools, Quo Vadis, EDA? The Challenges and Opportunities, Designing the System as SoC Using the Soft IP Cores, Types of IP Cores, Design Issues Pertaining to the Soft IP Cores Text Book1: 1.1 to 1.5, 1.7 to 1.10

Development of FPGA Based Network on Chip for Circumventing Spam: Introduction, Conception of the Spam Mail, FPGA Based Network on Chip for Circumventing Spam, Tools Infrastructure and Design Flow, Introducing Hardware-Software Co-design, Hardware Software Co-design, Framework Proposed in the Present Case Study, Description of System at Higher Level, Resolving the System a Step Down, System Design, Development of Soft IP Core of Bloom Filter, Presenting System Design of Purely Software Modules, Integrating of the Hardware-Software Modules Using EDK Text Book1: 2.1 to 2.13

Teaching-Learning	Chalk and talk method, , PowerPoint Presentation, YouTube videos
Process	RBT Level: L1, L2, L3

Module-2

Analog Front End and FPGA Based Soft IP Core for ECG Logger: Prior Art, The Very Rationale of the System, Analog Front End of the Setup, VHDL Implementation of the ECG Soft IP Core, ModelSim Simulation Results, Synthesis Results Using Mentor Graphics Tool, Monitoring the ECG Using MODEM

Based Setup, ECG Signal Reconstruction Mechanism at the Hospital End, VHDL Listing for Driving the Analog Demultiplexer and Serial DAC from Spartan-3E FPGA, Discussion Regarding the VHDL Implementation, ModelSim Simulation Results, Synthesis Results Using Mentor Graphics Tool: Leonardo Spectrum.

Text Book1: 3.1 to 3.12

Teaching-Learning	Chalk and talk method/Power point presentation	
Process	RBT Level: L1, L2, L3	

Module-3

FPGA Based Multifunction Interface for Embedded Applications: Introduction, Universal FPGA Based Interface for High End Embedded Applications, Soft IP Core for the LCD Interface, Soft IP Core for the DAC Interface, Handel C Listing of the Soft IP Core for the DAC Interface, Soft IP Core for the LCD Interface, Soft IP Core for the Linear Tech LTC6912-1 Dual Amp, Soft IP Core for the ADC Interface, Soft IP Core for the VGA Interface, Soft IP Core for the Keyboard Interface, Triangular Wave Generator Using DAC Text Book1: 4.1 - 4.10

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Module-4

Machine Learning for Compact Lithographic Process Models: Introduction, The Lithographic Patterning Process, Machine Learning of Compact Process Models, Neural Network Compact Patterning Models. Text Book2: 2.1 to 2.4

Machine Learning for Mask Synthesis: Introduction, Machine Learning-Guided OPC, Machine Learning-Guided EPC. Text Book2: 3.1 to 3.4

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Machine Learning in Physical Verification, Mask Synthesis, and Physical Design: Introduction,
Machine Learning in Physical Verification, Machine Learning in Mask Synthesis, Machine Learning in
Physical Design. Text Book2: 4.1 to 4.4

Module-5

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- 1. Demonstrate the EDA methodologies and Tools for FPGA based NoC
- 2. Interpretation of soft core for ECG logger
- 3. Interfacing of DAC for embedded Application
- 4. Interpretation of Machine Learning for fabrication
- 5. Interpretation of ML in physical design

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- Three Unit Tests each of **20 Marks (duration 01 hour**)
 - 1. First test at the end of 5th week of the semester

- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20** Marks (duration 01 hours)

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Rajanish K Kamat, Santosh A Shinde, Pawan K Gaikwad, Hansraj Guhilot, 'Harnessing VLSI System Design with EDA Tools', Springer, 2012.
- 2. Ibrahim (Abe) M Elfadel, Duane S Boning, Xin Li, 'Machine Learning in VLSI Computer-Aided Design', Springer, 2011.

Web links and Video Lectures (e-Resources)

- <u>https://www.digimat.in/nptel/courses/video/117101004/L01.html</u>
- https://www.youtube.com/watch?v=zC5b5_7oRKk

VII Semester

	Digital Image Processing		
Course Code	21EC732	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Understand the fundamentals of digital image processing.
- Understand the image transform used in digital image processing.
- Understand the image enhancement techniques in spatial domain used in digital image processing.
- Understand the Color Image Processing and frequency domain enhancement techniques in digital image processing.
- Understand the image restoration techniques and methods used in digital image processing.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Show Video/animation films to explain the functioning of various image processing concepts.
- 2. Encourage cooperative (Group) Learning through puzzles, diagrams, coding etc., in the class.
- 3. Encourage students to ask questions and investigate their own ideas helps improve their problem-solving skills as well as gain a deeper understanding of academic concepts.
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Students are encouraged to do coding based projects to gain knowledge in image processing.
- 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 7. Topics will be introduced in multiple representations.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding
- 9. Arrange visits to nearby PSUs such as CAIR (DRDO), NAL, BEL, ISRO, etc., and small-scale software industries to give industry exposure.

Module-1			
Digital Imag	e Fundamentals: What is Digital Image Processing?, Origins of Digital Image Processing,		
Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an			
Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image			
Sampling and	l Quantization, Some Basic Relationships Between Pixels.		
[Text 1: Chap	ter 1, Chapter 2: Sections 2.1 to 2.5]		
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on Image		
Learning	processing applications		
Process	Self-study topics: Arithmetic and Logical operations		
	Practical topics: Problems on Basic Relationships Between Pixels.		
	RBT Level: L1, L2, L3		

Module-2				
Image Transforms: Introduction, Two-Dimensional Orthogonal and Unitary Transforms, Properties of				
Unitary Transforms, Two-Dimensional DFT, cosine Transform, Haar Transform.				
Text 2: Chapter 5: Sections 5.1 to 5.3, 5.5, 5.6, 5.9]				
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos of various			
Learning	transformation techniques and related applications.			
Process	Self-study topics: Sine transforms, Hadamard transforms, KL transform, Slant transform.			
	Practical topics: Problems on DFT and DCT			
	RBT Level: L1, L2, L3			
	Module-3			
Spatial D Fundamenta [Text: Chapte	omain: Some Basic Intensity Transformation Functions, Histogram Processing, ls of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters er 3: Sections 3.2 to 3.6]			
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos and animations of Intensity Transformation Functions, Histogram Processing, Spatial domain filters. Self-study topics: Point, line and edge detection.			
	Practical topics: Problems on Intensity Transformation Functions, Histogram, Spatial domain filters			
	RBI Level: L1, L2, L3			
	Module-4			
Frequency I	Domain: Basics of Filtering in the Frequency Domain, Image Smoothing and Image			
Color Image	Sing Frequency Domain Finters. Processing: Color Fundamentals, Color Models, Pseudo-color Image Processing			
Tort 1. Char	stor 4. Soctions 4.7 to 4.0 and Chapter 6. Soctions 6.1 to 6.2]			
	Chalk and talk method. PowerPoint Presentation. YouTube videos on frequency domain			
Teaching-	filtering Color image processing			
Process	Self-study topics: Basic concept of segmentation.			
	Practical topics: Problems on Pseudo-color Image Processing			
	RBT Level: L1, L2, L3			
Modulo E				
Restoration:	A model of the Image Degradation/Restoration Process Noise models Restoration in the			
Presence of	Noise Only using Spatial Filtering and Frequency Domain Filtering. Inverse Filtering,			
Minimum Me	an Square Error (Wiener) Filtering.			
[Text 1: Chap	oter 5: Sections 5.1, to 5.4.3, 5.7, 5.8]			
Teaching- Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos on Noise models, filters and its applications.			
	Self-study topics: Linear position invariant degradation, Estimation of degradation function.			
	RBT Level: L1, L2, L3			
Course outco At the end of t 1. Underst color im	times (Course Skill Set) The course the student will be able to: Tand image formation and the role of human visual system plays in perception of gray and thage data.			
2. Compute various transforms on digital images.				
 Conduct independent study and analysis of Image Enhancement techniques. Apply image processing techniques in frequency (Fourier) domain 				
 Appry image processing techniques in frequency (Fourier) domain. Design image restoration techniques 				
ס. שבאצוו ווומצד ובאנטו מנוטוו נדנוווועונבא.				

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5th week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Digital Image Processing- Rafael C Gonzalez and Richard E Woods, PHI, 3rd Edition 2010.
- 2. Fundamentals of Digital Image Processing- A K Jain, PHI Learning Private Limited 2014.

Reference Book:

Digital Image Processing- S Jayaraman, S Esakkirajan, T Veerakumar, Tata McGraw Hill, 2014.

Web links and Video Lectures (e-Resources)

- Image databases, https://imageprocessingplace.com/root_files_V3/image_databases.htm
- Student support materials,
- https://imageprocessingplace.com/root_files_V3/students/students.htm
- NPTEL Course, Introduction to Digital Image Processing, https://nptel.ac.in/courses/117105079
- Computer Vision and Image Processing, https://nptel.ac.in/courses/108103174
- Image Processing and Computer Vision Matlab and Simulink,

• https://in.mathworks.com/solutions/image-video-processing.html

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Verilog /VHDL coding for Image manipulation.
- Simulink models for Image processing.

VII Semester

DSP Algorithms & Architecture				
Course Code	21EC733	CIE Marks	50	
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50	
Total Hours of Pedagogy	40	Total Marks	100	
Credits	3	Exam Hours	3	

Course objectives:

This course will enable the students to

- Understand the concepts of digital signal processing techniques.
- Understand the computational building blocks of DSP processors and its speed issues.
- Understand the various addressing modes, peripherals, interrupts and pipelining structure of the TMS320C54xx processor.
- Learn how to interface the external devices to the TMS320C54xx processor in various modes.
- Understand DSP algorithms and applications with their implementation using TMS320C54xx processor.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1 Introduction to Digital Signal Processing: Introduction, A Digital Signal – Processing system, Major features of programmable Digital signal processors, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation. Section 1.3, 2.1 to 2.8 of Text 1 **Teaching-Learning** Chalk and talk method, Power point presentation Process RBT Level: L1, L2, L3 Module-2 Architectures for Programmable Digital Signal Processing Devices: Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing. Section 4.1 to 4.9 of Text 1

Teaching-Learning	Chalk and talk method, Power point presentation
-------------------	---
Process	RBT Level: L1, L2, L3
---	---
	Module-3
Programmable Dig Devices, Data Addre Program Control. De Peripherals, Interrupt Section 5.1 to 5.10 of	ital Signal Processors: Introduction, Commercial Digital Signal-processing ssing Modes of TMS320C54XX, Memory Space of TMS320C54xx Processors, tail Study of TMS320C54X & 54xx Instructions and Programming, On – Chip ts of TMS320C54XX Processors, Pipeline Operation of TMS320C54xx Processor. Text 1
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
	Module-4
Implementation of Interpolation and Dec Implementation of H and Scaling, Bit – Reve Section 7.1 to 7.6 and	 Basic DSP Algorithms: Introduction, The Q – notation, FIR Filters, IIR Filters, imation Filters (one example in each case). FT Algorithms: Introduction, An FFT Algorithm for DFT Computation, Overflow ersed Index. Generation & Implementation on the TMS320C54xx. 8.1 to 8.6 of Text 1
Teaching-Learning	Chalk and talk method, Power point presentation
FIOCESS	RBT Level: L1, L2, L3
	Module-5
Memory Space Organ Programmed I/O, Inte Interfacing and App CODEC Interface Circ Processing System. Section 9.1 to 9.8, 10.2	and Parallel I/O Peripherals to Programmable DSP Devices : Introduction, ization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interface, errupts and I/O Direct Memory Access (DMA). plications of DSP Processors : Introduction, Synchronous Serial Interface, A ruit, DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image 1 to 10.5 and 11.1 to 11.5 of Text 1
Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3
 Course outcome (Course At the end of the course 1. Comprehend the 2. Apply knowledge structure of TMS 3. Develop assemble 4. Build the Application 	arse Skill Set) e the student will be able to: knowledge & concepts of digital signal processing techniques. e of various types of addressing modes, interrupts, peripherals and pipelining 320C54xx processor. y language programs to implement FIR, IIR filters and FFT algorithms. ations on Programmable DSP devices.
Assessment Details (both CIE and SEE)
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Internal Evaluation) ar	nd SEE (Semester End Examination) taken together.
Internal Evaluation) ar Continuous Internal I	nd SEE (Semester End Examination) taken together. Evaluation:
Internal Evaluation) ar Continuous Internal I Three Unit Tests each of 1. First test at the	nd SEE (Semester End Examination) taken together. E valuation: of 20 Marks (duration 01 hour) e end of 5 th week of the semester
Internal Evaluation) ar Continuous Internal I Three Unit Tests each o 1. First test at the 2. Second test at	nd SEE (Semester End Examination) taken together. Evaluation: of 20 Marks (duration 01 hour) e end of 5 th week of the semester the end of the 10 th week of the semester
Internal Evaluation) ar Continuous Internal I Three Unit Tests each of 1. First test at the 2. Second test at 3. Third test at the	nd SEE (Semester End Examination) taken together. Evaluation: of 20 Marks (duration 01 hour) e end of 5 th week of the semester the end of the 10 th week of the semester ne end of the 15 th week of the semester
Internal Evaluation) an Continuous Internal I Three Unit Tests each of 1. First test at the 2. Second test at 3. Third test at the Two assignments each	nd SEE (Semester End Examination) taken together. Evaluation: of 20 Marks (duration 01 hour) e end of 5 th week of the semester the end of the 10 th week of the semester ne end of the 15 th week of the semester of 10 Marks
Internal Evaluation) an Continuous Internal I Three Unit Tests each of 1. First test at the 2. Second test at 3. Third test at the Two assignments each 4. First assignments	ad SEE (Semester End Examination) taken together. Evaluation: of 20 Marks (duration 01 hour) e end of 5 th week of the semester the end of the 10 th week of the semester ne end of the 15 th week of the semester of 10 Marks ent at the end of 4 th week of the semester
Internal Evaluation) ar Continuous Internal I Three Unit Tests each of 1. First test at th 2. Second test at 3. Third test at th Two assignments each 4. First assignments 5. Second assign	ad SEE (Semester End Examination) taken together. Evaluation: of 20 Marks (duration 01 hour) e end of 5 th week of the semester the end of the 10 th week of the semester ne end of the 15 th week of the semester of 10 Marks ent at the end of 4 th week of the semester ment at the end of 9 th week of the semester

Marks (duration 01 hours)

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

"Digital Signal Processing", Avatar Singh and S Srinivasan, Thomson Learning, 2004

Reference Books:

- 1. "Digital Signal Processing: A practical approach", Ifeachor E C, Jervis B. W Pearson-Education, PHI, 2002.
- 2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2nd Ed., 2010
- 3. "Architectures for Digital Signal Processing", Peter Pirsch, John Wiley.

VII Semester

	Biomedical Signal Processing		
Course Code	21EC734	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

This course will enable students to:

- Possess the basic mathematical, scientific and computational skills necessary to analyse ECG and EEG signals.
- Apply classical and modern filtering and compression techniques for ECG and EEG signals.
- Develop a thorough understanding on basics of ECG and EEG feature extraction.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples of Biomedical Signals, Objectives of Biomedical Signal analysis, Difficulties in Biomedical Signal analysis.

(Text-1: 1.1, 1.2, 1.3, 1.4)

Electrocardiography: Techniques used in electrocardiography, ECG Electrodes, the cardiac equivalent generator, genesis of the ECG, the standard and augmented limb leads, 12 lead ECG, the vectorcardiogram, ECG signal characteristics.

(Text-2: 2.1, 2.1.1, 2.1.2, 2.1.3, 2.1.4, 2.1.5, 2.2.1, 2.2.2, 2.3)

Signal Conversion: Simple signal conversion systems, Conversion requirements for biomedical signals, Signal converter characteristics, D to A converters, A to D converters, Sample and Hold circuit, Analog Multiplexer, Amplifiers

(Text-2: 3.2, 3.3, 3.4.1, 3.4.2, 3.4.3, 3.4.4, 3.4.5, 3.4.6).

Teaching-Learning	Chalk and talk method, PowerPoint Presentation, YouTube videos
Process	RBT Level: L1, L2, L3
	Module-2
Signal Averaging: Ba Software for signal ave (Text-2: 9.1, 9.2, 9.3, 9	asics of signal averaging, Signal averaging as a digital filter, a typical averager, eraging, Limitations of signal averaging. 9.4, 9.5).
Adaptive Filters: Principal noise canceller model, 60-Hz adaptive cancelling using a sine wave model, Applications: Maternal ECG in fetal ECG, Cardiogenic artifact, detection of ventricular fibrillation and tachycardia. (Text-2: 8.1, 8.2, 8.3.1, 8.3.2, 8.3.3).	
Teaching-Learning	Chalk and talk method, PowerPoint Presentation, YouTube videos

Process	RBT Level: L1, L2, L3	
	Module-3	
Data Reduction Techniques: Introduction, Turning point algorithm, AZTEC algorithm, Fano algorithm, Huffman coding: Static coding, Modified coding, Adaptive coding, Residual differencing, Runlength coding.		
(Text-2: 10.1, 10.2, 10	.3, 10.4.1, 10.4.2, 10.4.3, 10.4.4, 10.4.5).	
Time and Frequenc	y domain techniques: The Fourier transform for a discrete nonperiodic and East Fourier transform Correlation in time domain and in frequency domain	
Convolution in time do	main and in frequency domain, Power spectrum estimation: Parseval's theorem	
(Text-2: 11.1.1, 11.1.2	2, 11.1.3, 11.2.1, 11.2.2, 11.2.3, 11.3.1, 11.3.2, 11.3.3, 11.4.1)	
Teaching-Learning	Chalk and talk method. PowerPoint Presentation. YouTube videos	
Process	RBT Level: L1, L2, L3	
	Module-4	
ECG ORS detection	Power spectrum of the ECG Bandnass filtering techniques. Differentiation	
techniques, Template based template match	matching techniques: Template cross correlation, template subtraction, automata ing, a QRS detection algorithm.	
ECG Analysis System monitor: Holter record	s: Interpretation of the 12 lead ECG, ST segment analyzer, Portable arrhythmia ling, software and hardware design, arrhythmia analysis (Text -2)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos RBT Level: L1, L2, L3	
	Module-5	
its characteristics, EEC estimation of AR parar (Text-3: 4.1, 4.2, 4.3 4 Event detection and rhythms, Template ma (Text-1: 4.2.4, 4.4.1, 4	analysis, Linear prediction theory, The Autoregressive method, Recursive neters, Spectral error measure. (4, 4.5, 4.6, 4.7, 4.8) I waveform analysis: EEG rhythms, waves and transients, Detection of EEG tching for EEG spike and wave detection, the matched filter (4.2, 4.6)	
Teaching-Learning	Chalk and talk method, Power point presentation	
Process	RBT Level: L1, L2, L3	
Course outcome (Cou	rse Skill Set)	
At the end of the cours	e the student will be able to:	
1. Describe the o	origin, properties and suitable models of important biological signals such as ECG	
and EEG.		
2. Know the basi	c signal processing techniques in analysing biological signals.	
5. Acquire main	lematical and computational skins relevant to the field of biomedical signal	
4 Describe the h	asics of FCG signal compression algorithms	
 The second complexity of various biological phenomena 		
Assessment Details (both CIE and SEE)		
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%.		
The minimum passing	mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student	
shall be deemed to have satisfied the academic requirements and earned the credits allotted to each		
subject/ course if the	subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end	
examination (SEE), and	d a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous	
Internal Evaluation) ar	nd SEE (Semester End Examination) taken together.	
Continuous Internal	Evaluation:	
Three Unit Tests each	of 20 Marks (duration 01 hour)	
1. First test at th	e end of 5 th week of the semester	
2. Second test at	the end of the 10 th week of the semester	

3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13^{th} week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Books:

- 1. Biomedical Signal Analysis-Rangaraj M Rangayyan, John Wiley & Sons 2002
- 2. Biomedical Digital Signal Processing- Willis J Tompkins, PHI2001.
- 3. Biomedical Signal Processing Principles and Techniques-D C Reddy, McGraw-Hill publications, 2005.

VII Semester

	Speech Signal Processing		
Course Code	21EC735	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Introduce the models for speech production
- Develop Time domain and frequency domain speech processing techniques
- Introduce a predictive technique for speech compression
- Provide fundamental knowledge required to understand and analyze speech recognition, synthesis and speaker identification systems.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

	Module-1
Fundamentals of Human Speech Production: The Process of Speech Production, Short-Time Fourier representation of Speech, The Acoustic Theory of Speech production, Digital Models for Sampled Speech Signals.	
Teaching-Learning Process	Chalk and talk method, Power point presentations, Animation of process of speech production RBT Level: L1, L2, L3
	Module-2
Time-Domain Meth Short-Time Energy Autocorrelation Func	ods for Speech Processing: Introduction to Short-Time Analysis of Speech, and Short-Time Magnitude, Short-Time Zero-Crossing Rate, The Short-Time tion, Speech vs Silence detection.
Teaching-Learning Process	Chalk and talk method, Power point presentation Simulation of Short Time analysis algorithm using tools like Matlab/simulink RBT Level: L1, L2, L3
	Module-3
Frequency Domain Overlap Addition (OL Banks, Two-Channel I	Representations: Discrete-Time Fourier Analysis, Short-Time Fourier Analysis, A) and Filter Bank Summation (FBS) Method of Synthesis, Time-Decimated Filter Filter Banks, Modifications of the STFT.
Teaching-Learning Process	Chalk and talk method, Power point presentation Visualization of speech using spectrogram RBT Level: L1, L2, L3

Module-4	
The Cepstrum and Convolution, Homom Complex Cepstrum of Models, Cepstrum Dis	Homomorphic Speech Processing: Introduction, Homomorphic Systems for orphic Analysis of the Speech Model, Computing the Short-Time Cepstrum and Speech, Homomorphic Filtering of Natural Speech, Cepstrum Analysis of All-Pole stance Measures.
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
	Module-5
Linear Predictive Analysis of Speech Signals: Introduction to Basic Principles of Linear Predictive Analysis, Computation of the Gain for the Model, Frequency Domain Interpretations of Linear Predictive Analysis, Solution of the LPC Equations, The Prediction Error Signal.	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
At the end of the cours 1. Model speech 2. Apply time do speech param 3. Choose an app 4. Analyse speec Assessment Details (The weightage of Cont The minimum passing shall be deemed to ha	e the student will be able to: production system and describe the fundamentals of speech. omain and frequency domain algorithms, on speech to find, enhance and modify eters. propriate processing technique for a given application. h recognition, synthesis and speaker identification systems both CIE and SEE) inuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student ave satisfied the academic requirements and earned the credits allotted to each
subject/ course if the examination (SEE), and Internal Evaluation) ar	student secures not less than 35% (18 Marks out of 50) in the semester-end d a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous nd SEE (Semester End Examination) taken together.
Continuous Internal	Evaluation:
Three Unit Tests each 1. First test at th 2. Second test at 3. Third test at th Two assignments each	of 20 Marks (duration 01 hour) e end of 5 th week of the semester the end of the 10 th week of the semester ne end of the 15 th week of the semester of 10 Marks
 First assignme Second assign Group discussion/Sem 	ent at the end of 4 th week of the semester ment at the end of 9 th week of the semester inar/quiz any one of three suitably planned to attain the COs and POs for 20
Marks (duration 01 h	iours)
The sum of three tests, and will be scaled dov	two assignments, and quiz/seminar/group discussion will be out of 100 marks vn to 50 marks
(to have less stressed methods of the CIE. E	CIE, the portion of the syllabus should not be common /repeated for any of the ach method of CIE should have a different syllabus portion of the course).
CIE methods /question the outcome defined	on paper is designed to attain the different levels of Bloom's taxonomy as per for the course.
Semester End Examin	nation:
Theory SEE will be c	onducted by University as per the scheduled timetable, with common question

papers for the subject (duration 03 hours)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books

- 1. **Digital Processing of Speech Signals** L R Rabiner and R W Schafer, Pearson Education Asia, 2004.
- 2. **Theory and Applications of Digital Speech Processing**-Rabiner and Schafer, Pearson Education 2011.

Reference Books

- 1. **Fundamentals of Speech Recognition** Lawrence Rabiner and Biing-Hwang Juang, Pearson Education, 2003.
- 2. **Speech and Language Processing**–An Introduction to Natural Language Processing, Computational Linguistics, and Speech Recognition- Daniel Jurafsky and James H Martin, Pearson Prentice Hall, 2009.

VII Semester

IoT & Wireless Sensor Networks			
Course Code	21EC741	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- To provide an exposure to the broad perspective of Internet of Things with respect to the characteristics, design, technologies and applications.
- To provide a basic understanding of the important aspects of Wireless sensor networks covering applications, sensor and transmission technology & systems, middleware, performance and traffic management.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the various concepts.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in multiple representations.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

	Module-1
Internet of Things: Introduction, Physical design, Logical design, Enabling technologies, Levels & deployment templates. Text 1: Chapter 1	
Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3
	Module-2
Domain Specific IoTs: Home automation, cities, environment, energy, retail, logistics, agriculture, industry, health & lifestyle. Text 1: Chapter 2	
Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3
Module-3	
Wireless Sensor Networks: Introduction, applications of sensor networks, basic overview of the technology, basic sensor network architectural elements, present day sensor network research, challenges and hurdles, examples of Category 2 WSN applications, examples of Category 1 WSN applications	

Text 2: Chapter 1 – 1.1	l, 1.1.2, 1.2, 1.2.1, 1.2.2 (phase 4), 1.2.3 Chapter 2: 2.4, 2.5
Teaching-Learning Chalk and talk method, Power point presentation	
Process	RBT Level: L1, L2, L3
	Module-4
Wireless sensor tec software, sensor taxor Wireless Transmiss applications. Text 2: Chapter 3: 3.1,	 chnology: Introduction, sensor node technology – overview, hardware and nomy, WN operating environment, WN trends. ion technology and systems: Introduction, Campus applications, MAN/WAN 3.2 – 3.2.1, 3.2.2, 3.3, 3.4, 3.5 Chapter 4: 4.1, 4.3.1, 4.3.2
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
I	Module-5
Middleware for WSNs: Introduction, principles, architecture, data related functions Performance and traffic management: background, WSN Design issues, performance modelling of WSNs. Text 2: Chapter 8: 8.1, 8.2, 8.3, 8.3,1 Chapter 11: 11.2, 11.3, 11.4	
Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3
 Course outcome (Course Skill Set) At the end of the course the student will be able to: Understand the characteristics, building blocks, enabling technologies of the IoT systems Describe the characteristics and applications of domain specific IoTs. Discuss the overview of the Wireless sensor networks characteristics and applications. Present the sensor, transmission technology and systems associated with WSN. Understand the concepts of middleware, performance evaluation and traffic management in WSN. Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. 	
Continuous Internal Evaluation:Three Unit Tests each of 20 Marks (duration 01 hour)1. First test at the end of 5th week of the semester2. Second test at the end of the 10th week of the semester3. Third test at the end of the 15th week of the semesterTwo assignments each of 10 Marks4. First assignment at the end of 4th week of the semester5. Second assignment at the end of 9th week of the semesterGroup discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20Marks (duration 01 hours)6. At the end of the 13th week of the semesterThe sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marksand will be scaled down to 50 marks(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of themethods of the CIE. Each method of CIE should have a different syllabus portion of the course).CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per	

the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. 'Internet of Things', Arshdeep Bagha and Vijay Madisetti, Universities Press, 2015
- 2. 'Wireless Sensor Networks', Kazem Sohraby, Daniel Minoli and Taieb Znati, Wiley, 2015.

VII Semester

	Network Security		
Course Code	21EC742	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- **Preparation**: To prepare students with fundamental knowledge/ overview in the field of Network Security with knowledge of security mechanisms and services.
- **Core Competence**: To equip students with a basic foundation of Network Security by delivering the basics of Transport Level Security, Secure Socket Layer, Internet Protocol security, Intruders, Intrusion detection and Malicious Software, Firewalls, Firewall characteristics, Biasing and Configuration.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the different Network Security Techniques / Algorithms
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
- 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
- 6. Topics will be introduced in a multiple representation.
- 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
- 8. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.
- 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes
- 10. Give Programming Assignments

	Module-1
Attacks on O Security Typ Security Med	Computers and Computer Security: Need for Security, Security Approaches, Principles of es of Attacks. (Text2: Chapter1) chanisms, Services and Attacks, A model for Network security (Text1: Chapter1: 3, 4, 5, 6)
Network Acc	ess Control, Extensible Authentication Protocol (Text1: Chapter 16: Section 1,2)
Teaching- Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique RBT Level: L1, L2, L3
	Module-2
Transport Security, HT	Level Security: Web Security Considerations, Secure Sockets Layer, Transport Layer TPS, Secure Shell (SSH) (Text1: Chapter15)
Teaching- Learning Process	Chalk and talk method YouTube videos, Flipped Class Technique and PPTs. Self-study topics: Block cipher modes, Cryptographic Hash functions and MAC codes RBT Level: L1, L2, L3

Module-3	
IP Security Association Exchange. (: Overview of IP Security (IPSec), IP Security Architecture, Modes of Operation, Security s (SA), Authentication Header (AH), Encapsulating Security Payload (ESP), Internet Key Text1: Chapter19)
Teaching-	Chalk and talk method, YouTube videos, Flipped Class Technique and PPTs.
Learning	Self-study topics: OSI Model
Process	RBT Level: L1, L2, L3
	Module-4
Intruders: In	ntruders, Intrusion Detection, Password Management. (Chapter20-Text1)
MALICIOUS	SOFTWARE: Viruses and Related Threats, Virus Countermeasures, (Chapter21-Text1)
Teaching-	Chalk and talk method, YouTube videos, Flipped Class Technique and PPTs.
Learning	RBT Level: L1, L2, L3
Process	
	Module-5
Firewalls: Firewall loc	The Need for firewalls, Firewall Characteristics, Types of Firewalls, Firewall Biasing, ation and configuration (Chapter 22-Text 1)
Teaching-	Chalk and talk method, YouTube videos, Flipped Class Technique and PPTs.
Learning	RBT Level: L1, L2, L3
Process	omos (Course Skill Sot)
At the end of	the course the student will be able to:
1. Explain	n network security services and mechanisms and explain security concepts
2. Unders	stand the concept of Transport Level Security and Secure Socket Layer.
3. Explair	n Security concerns in Internet Protocol security
4. Explair	n Intruders, Intrusion detection and Malicious Software
5. Descril	pe Firewalls, Firewall Characteristics, Biasing and Configuration
Assessment	Details (both CIE and SEE)
The weightag	ge of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%.
The minimu	m passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student
shall be dee	med to have satisfied the academic requirements and earned the credits allotted to each
subject/ cou	rse if the student secures not less than 35% (18 Marks out of 50) in the semester-end
examination	(SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous
Internal Eval	uation) and SEE (Semester End Examination) taken together.
Continuous	Internal Evaluation:
Inree Unit I	ests each of 20 Marks (duration 01 nour)
1. First test at the end of 5 th week of the semester	
2. Second test at the end of the 10 th week of the semester	
Two assignm	ents each of 10 Marks
4 First assignment at the end of 4^{th} week of the semester	
5. Second assignment at the end of 9^{th} week of the semester	
Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20	
Marks (duration 01 hours)	
6. At the end of the 13 th week of the semester	
The sum of t	nree tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks
and will be scaled down to 50 marks	
(to have less	stressed CIE, the portion of the syllabus should not be common /repeated for any of the
methods of the CIE. Each method of CIE should have a different syllabus portion of the course).	
CIE methods	s /question paper is designed to attain the different levels of Bloom's taxonomy as per

the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 5th Edition, 2014, ISBN: 978-81-317- 6166-3
- 2. Atul Kahate, "Cryptography and Network Security", TMH, 2003.

Reference Books:

- 1. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.
- 2. Introduction to Computer Security, Matt Bishop, Sathyanarayana S V, Pearson Education, 2006, ISBN 81-7758-425/1.

Web links and Video Lectures (e-Resources)

https://nptel.ac.in/courses/106105031 https://nptel.ac.in/courses/128106006

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Programming Assignments / Mini Projects can be given to improve programming skills.

VII Semester

Fabrication Technology			
Course Code	21EC743	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- Familiarise with the concepts of different processes involved in fabrication process and also with packaging issues.
- Apply principles to identify and analyse the various steps for the fabrication of various components.
- Introduce the fundamental concepts relevant to VLSI fabrication.
- Enable the students to understand the various VLSI fabrication techniques.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class.
- 4. Topics will be introduced in multiple representations.
- 5. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module	-1
--------	----

Crystal Growth and Wafer Preparation: Introduction, Electronic grade Silicon, Czochralski Crystal Growing, Silicon Shaping

Epitaxy: Introduction, Vapor-Phase Epitaxy

Text Book 1.1 to 1.4, 2.1 to 2.2

Teaching-	Chalk and talk method, PowerPoint Presentation, Videos on crystal growth process
Learning	Self-study topics: Mask Preparation
Process	RBT Level: L1, L2, L3

Module-2

Epitaxy: Molecular beam epitaxy, Epitaxial evaluation **Oxidation**: Introduction, Growth mechanism and kinetics, Thin oxides, oxidation techniques, oxide properties, redistribution of dopants, oxidation of polysilicon, oxidation-induced defects

Text Book 2.3 and 2.5, 3.1 to 3.8

Teaching-	Chalk and talk method, Power point presentation, videos on Epitaxial process
Learning	Self-study topics: Advanced oxidation techniques
Process	RBT Level: L1, L2, L3

Module-3

Lithography: Introduction, Optical Lithography, Electron Lithography, X-ray lithography, Ion Lithography

Text Book 4.1 to 4.5

Teaching- Chalk and talk method, PowerPoint Presentation, Videos on Lithography

Process	Self-study topics: Sputtering and edge lithography
1100000	RBT Level: L1, L2, L3
	Module-4
Diffusion: In mechanism, silicon, diffus	ntroduction, Models of diffusion in solids, fick's 1D diffusion equation, atomic diffusion Diffussivities, Measurement techniques, fast diffusants in silicon, diffusion in polycrystalline sion in SiO2
Ion Implant	ation: Introduction, Implantation equipment
Text Book	7.1 to 7.9, 8.1 and 8.3
Teaching-	Chalk and talk method, PowerPoint Presentation, Videos on diffusion method
Learning Process	Self-study topics: Effect of doping concentration in diffusion process RBT Level: L1, L2, L3
	Module-5
Ion Implant Metallizatio New role of r Text Book	ation : Annealing, Shallow Junctions, High energy implantation n : Introduction, Metallization applications, metallization choices, Metallization problems, metallization. 8.4 to 8.6, 9.1 to 9.7 (except 9.4 and 9.5)
Teaching-	Chalk and talk method, Power point presentation, Videos on Annealing process
Learning Process	Self-study topics: e-beam evaporation, plasma spray deposition RBT Level: L1, L2, L3
 Underst Underst Underst Relate t Analyse Describ Assessment The weightag The minimum shall be deen subject/ cou examination Internal Eval Continuous	tanding the process in the field of Fabrication technology. tand the properties and growth mechanism of oxidation. to the competing methods of various lithographic techniques and their limitations. the diffusion profiles and models in various materials. the the Metallization choices, properties and selection of optimum deposition process. Details (both CIE and SEE) ge of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. m passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student med to have satisfied the academic requirements and earned the credits allotted to each rse if the student secures not less than 35% (18 Marks out of 50) in the semester-end (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous uation) and SEE (Semester End Examination) taken together. Internal Evaluation:
Three Unit To 1. First 2. Seco 3. Thir Two assignm 4. First 5. Seco Group discuss Marks (dura 6. At th The sum of th and will be so (to have less matheds of th	ests each of 20 Marks (duration 01 hour) at test at the end of 5 th week of the semester ond test at the end of the 10 th week of the semester d test at the end of the 15 th week of the semester nents each of 10 Marks assignment at the end of 4 th week of the semester ond assignment at the end of 9 th week of the semester sion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 atton 01 hours) ne end of the 13 th week of the semester hree tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks caled down to 50 marks is stressed CIE, the portion of the syllabus should not be common /repeated for any of the he CIE. Each method of CIE should have a different syllabus portion of the course).

the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

VLSI Technology, S M Sze, 2nd edition, Mc Graw Hill.

Reference Books:

- 1. VLSI Fabrication Principles, S K Gandhi, John Willey & Sons.
- 2. Micromachined transducer, G T A Kovacs, McGraw Hill.

VII Semester

Machine Learning with Python			
Course Code	21EC744	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0: 2:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

- To understand the basic theory underlying machine learning.
- To be able to formulate machine learning problems corresponding to different applications.
- To understand a range of machine learning algorithms along with their strengths and weaknesses.
- To be able to apply machine learning algorithms to solve problems of moderate complexity.
- To apply the algorithms to a real-world problem, optimize the models learned and report on the expected accuracy that can be achieved by applying the models.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

- 1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop student's theoretical and programming skills.
- 2. State the need for learning Machine Learning with real-life examples.
- 3. Support and guide the students for self–study.
- 4. You will also be responsible for assigning homework, grading assignments and quizzes, and documenting students & progress
- 5. Encourage the students for group learning to improve their creative and analytical skills.
- 6. Show short, related video lectures in the following ways:
 - As an introduction to new topics (pre-lecture activity).
 - As a revision of topics (post-lecture activity).
 - As additional examples (post-lecture activity).
 - As an additional material of challenging topics (pre-and post-lecture activity).
 - As a model solution of some real world problems. (post-lecture activity).

Module-1

Introduction:

Introduction to Machine Learning, Building intelligent machines to transform data into knowledge, The three different types of machine learning, An introduction to the basic terminology and notations, A roadmap for building machine learning systems, Using Python for machine learning.

Training Machine Learning Algorithms for Classification

Artificial neurons – a brief glimpse into the early history of machine learning, Implementing a perceptron learning algorithm in Python, Adaptive linear neurons and the convergence of learning. Textbook 1: Chapters 1, 2

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Module-2

A Tour of Machine Learning Classifiers Using Scikit-Learn

Choosing a classification algorithm, First steps with scikit-learn, Modeling class probabilities via logistic regression, Maximum margin classification with support vector machines, Solving nonlinear problems using a kernel SVM, Decision tree learning, K-nearest neighbors – a lazy learning algorithm

Building Good Training Sets - Data Preprocessing

Dealing with missing data, Handling categorical data, Partitioning a dataset in training and test sets, Bringing features onto the same scale, Selecting meaningful features, Assessing feature importance with random forests.

Textbook 1: Chapters 3,4

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Module-3

Compressing Data via Dimensionality Reduction

Unsupervised dimensionality reduction via principal component Analysis, Supervised data compression via linear discriminant analysis, Using kernel principal component analysis for nonlinear mappings

Learning Best Practices for Model Evaluation and Hyperparameter Tuning

Streamlining workflows with pipelines, Using k-fold cross-validation to assess model performance, Debugging algorithms with learning and validation curves, Fine-tuning machine learning models via grid search, Looking at different performance evaluation metrics

Applying Machine Learning to Sentiment Analysis

Obtaining the IMDb movie review dataset, Introducing the bag-of-words model, training a logistic regression model for document classification , Working with bigger data – online algorithms and out-of-core learning

Textbook 1: Chapters 5,6,8

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Module-4

Embedding a Machine Learning Model into a Web Application

Serializing fitted scikit-learn estimators, Setting up a SQLite database for data storage, Developing a web application with Flask, Turning the movie classifier into a web application, Deploying the web application to a public server

Predicting Continuous Target Variables with Regression Analysis

Introducing a simple linear regression model, Exploring the Housing Dataset, Implementing an ordinary least squares linear regression model, Fitting a robust regression model using RANSAC, Evaluating the performance of linear regression models, Using regularized methods for regression-Turning a linear regression model into a curve – polynomial regression Textbook 1: Chapters 9,10

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Module-5

Working with Unlabeled Data - Clustering Analysis

Grouping objects by similarity using k-means, Organizing clusters as a hierarchical tree,

Training Artificial Neural Networks for Image Recognition

Modeling complex functions with artificial neural networks, Classifying handwritten digits, Training an artificial neural network, Other neural network architectures

Textbook 1: Chapters 11,12

Teaching-Learning	Chalk and talk method, Power point presentation
Process	RBT Level: L1, L2, L3

Course outcomes (Course Skill Set)

At the end of the course the student will be able to:

- 1. Appreciate the importance of visualization in the data analytics solution
- 2. Apply structured thinking to unstructured problems
- 3. Understand a very broad collection of machine learning algorithms and problems
- 4. Learn algorithmic topics of machine learning and mathematically deep enough to introduce the required theory
- 5. Develop an appreciation for what is involved in learning from data.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

- 1. First test at the end of 5^{th} week of the semester
- 2. Second test at the end of the 10^{th} week of the semester
- 3. Third test at the end of the 15^{th} week of the semester

Two assignments each of **10 Marks**

- 4. First assignment at the end of 4th week of the semester
- 5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

- 1. Python Machine Learning by Sebastian Raschka, Published by Packt Publishing Ltd.
- 2. Machine Learning with Python for Everyone by Mark E Fenner
- 3. Machine Learning using Python by Manaranjan Pradhan & U Dinesh Kumar
- 4. Practical Machine Learning with Python by Dipanjan Sarkar, Raghav Bali & Tushar Sharma

Web links and Video Lectures (e-Resources)

- https://www.youtube.com/watch?v=RnFGwxJwx-0
- https://www.youtube.com/watch?v=eq7KF7JTinU

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Using IRIS data set implement Adaline rule Classification Algorithm.
- Implement Logistic Regression algorithm and generate corresponding graphs for overfitting and under fitting.
- Implement linear SVM algorithm with maximum margin intuition.
- Implement a kernel SVM to solve nonlinear problems.
- Implement KNN Algorithm.
- Implement decision tree algorithm.
- Implement s rbf_kernel_pca for separating half-moon shapes.
- Develop web application using flask.

VII Semester

	Multimedia Communication		
Course Code	21EC745	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives:

This course will enable students to:

- Understand the importance of multimedia in today's online and offline information sources and repositories.
- Understand the how Text, Audio, Image and Video information can be represented digitally in a computer so that it can be processed, transmitted and stored efficiently.
- Understand the Multimedia Transport in Wireless Networks
- Understand the Real-time multimedia network applications.
- Understand the Different network layer based application.

Teaching-Learning Process (General Instructions)

The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:

- 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.
- 2. Show Video/animation films to explain the functioning of various techniques.
- 3. Encourage collaborative (Group) Learning in the class
- 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking
- 5. Topics will be introduced in multiple representations.
- 6. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding.

Module-1

Multimedia Communications: Introduction, Multimedia information representation, Multimedia networks, multimedia applications, Application and networking terminology.

(Chapter 1 of Text 1)

Teaching-Learning Process	Chalk and talk method, Power point presentation		
Modulo 2			
Module-2			
Information Representation : Introduction, Digitization principles, Text, Images, Audio and Video. (Chapter 2 of Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-3			
Text and Image Compression : Introduction, Compression principles, text compression, image Compression. (Chapter 3 of Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		

Module-4		
Audio and video compression : Introduction, Audio compression, video compression, video compression, video compression. (Chapter 4 of Text 1)		
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3	
Module-5		
Multimedia Information Networks : Introduction, LANs, Ethernet, Token ring, Bridges, FDDI High- speed LANs, LAN protocol (Chap. 8 of Text 1).		
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2	
Course outcomes (Co	urse Skill Set)	
At the end of the course the student will be able to:		
1. Understand basics of different multimedia networks and applications.		
2. Understand different compression techniques to compress audio and video.		
3. Describe multimedia Communication across Networks.		
4. Analyse different media types to represent them in digital form.		
5. Compress diff	erent types of text and images using different compression techniques.	
Assessment Details (both CIE and SEE)	
The weightage of Cont The minimum passing shall be deemed to h subject/ course if the examination (SEE) an	inuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student ave satisfied the academic requirements and earned the credits allotted to each student secures not less than 35% (18 Marks out of 50) in the semester-end d a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous	
Internal Evaluation) and SEE (Semester End Evamination) taken together		
Continuous Internal Evaluation:		
Three Unit Tests each of 20 Marks (duration 01 hour)		
1. First test at the end of 5 th week of the semester		
2. Second test at the end of the 10 th week of the semester		
3. Third test at t	he end of the 15 th week of the semester	
Two assignments each of 10 Marks		
4. First assignment at the end of 4 th week of the semester		
5. Second assign	ment at the end of 9 th week of the semester	
Group discussion/Sem	inar/quiz any one of three suitably planned to attain the COs and POs for ${f 20}$	
Marks (duration 01 hours)		
6. At the end of t	he 13 th week of the semester	
The sum of three tests	, two assignments, and quiz/seminar/group discussion will be out of 100 marks	
and will be scaled dov	vn to 50 marks	
(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the		
methods of the CIE. Each method of CIE should have a different syllabus portion of the course).		
CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per		
the outcome defined	for the course.	
Semester End Examination:		
Theory SEE will be conducted by University as per the scheduled timetable, with common question		
papers for the subject (duration 03 hours)		
1. The question pap	er will have ten questions. Each question is set for 20 marks.	
2. There will be 2	questions from each module. Each of the two questions under a module (with a	
maximum of 3 su The students have to a	p-questions J, should have a mix of topics under that module. Inswer 5 full questions, selecting one full question from each module. Marks scored	

out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

Multimedia Communications- Fred Halsall, Pearson Education, 2001, ISBN -978813170994

Reference Books:

- 1. Multimedia: Computing, Communications and Applications- Raif Steinmetz, Klara Nahrstedt, Pearson Education, 2002, ISBN-978817758
- 2. Fundamentals of Multimedia Ze-Nian Li, Mark S Drew, and Jiangchuan Liu.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Implementation of compression algorithms using MATLAB/ any open source tools (Python, Scilab, etc.)